diff options
author | Gabor Juhos <juhosg@openwrt.org> | 2012-05-05 13:56:35 +0000 |
---|---|---|
committer | Gabor Juhos <juhosg@openwrt.org> | 2012-05-05 13:56:35 +0000 |
commit | 9f2ec6e9f62f3d0b383f35c18762c6ab30b4cada (patch) | |
tree | 25df3242012dae591772527f4b112abf5c27f669 /target/linux/ar71xx/patches-3.3/202-spi-ath79-remove-superfluous-chip-select-code.patch | |
parent | b56c425713747f7d46d90915e5ad41c5c5de4391 (diff) | |
download | upstream-9f2ec6e9f62f3d0b383f35c18762c6ab30b4cada.tar.gz upstream-9f2ec6e9f62f3d0b383f35c18762c6ab30b4cada.tar.bz2 upstream-9f2ec6e9f62f3d0b383f35c18762c6ab30b4cada.zip |
ar71xx: update 3.3 patches
git-svn-id: svn://svn.openwrt.org/openwrt/trunk@31602 3c298f89-4303-0410-b956-a3cf2f4a3e73
Diffstat (limited to 'target/linux/ar71xx/patches-3.3/202-spi-ath79-remove-superfluous-chip-select-code.patch')
-rw-r--r-- | target/linux/ar71xx/patches-3.3/202-spi-ath79-remove-superfluous-chip-select-code.patch | 30 |
1 files changed, 30 insertions, 0 deletions
diff --git a/target/linux/ar71xx/patches-3.3/202-spi-ath79-remove-superfluous-chip-select-code.patch b/target/linux/ar71xx/patches-3.3/202-spi-ath79-remove-superfluous-chip-select-code.patch new file mode 100644 index 0000000000..8a12f5b9b9 --- /dev/null +++ b/target/linux/ar71xx/patches-3.3/202-spi-ath79-remove-superfluous-chip-select-code.patch @@ -0,0 +1,30 @@ +From 3ba7fd81798169e8d40bc7e4800c6a0e691c40b7 Mon Sep 17 00:00:00 2001 +From: Gabor Juhos <juhosg@openwrt.org> +Date: Mon, 9 Jan 2012 15:03:28 +0100 +Subject: [PATCH 43/47] spi/ath79: remove superfluous chip select code + +The spi_bitbang driver calls the chipselect function +of the driver from spi_bitbang_setup in order to +deselect the given SPI chip, so we don't have to +initialize the CS line here. + +Signed-off-by: Gabor Juhos <juhosg@openwrt.org> +--- + drivers/spi/spi-ath79.c | 6 ------ + 1 files changed, 0 insertions(+), 6 deletions(-) + +--- a/drivers/spi/spi-ath79.c ++++ b/drivers/spi/spi-ath79.c +@@ -128,12 +128,6 @@ static int ath79_spi_setup_cs(struct spi + gpio_free(cdata->gpio); + return status; + } +- } else { +- if (spi->mode & SPI_CS_HIGH) +- sp->ioc_base |= AR71XX_SPI_IOC_CS0; +- else +- sp->ioc_base &= ~AR71XX_SPI_IOC_CS0; +- ath79_spi_wr(sp, AR71XX_SPI_REG_IOC, sp->ioc_base); + } + + return 0; |