aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/ar71xx/files/arch/mips
diff options
context:
space:
mode:
authorDaniel F. Dickinson <cshored@thecshore.com>2018-07-29 04:33:24 -0400
committerJohn Crispin <john@phrozen.org>2018-07-30 10:43:32 +0200
commit739eaae9ca86b243b81009fc21fb7ecc8a7b5b82 (patch)
treefbc3880144b25417a21ecdd01bbcdbd91f44d42f /target/linux/ar71xx/files/arch/mips
parentd2f7dba309857014c8f414463c6fd7636b4ad4b9 (diff)
downloadupstream-739eaae9ca86b243b81009fc21fb7ecc8a7b5b82.tar.gz
upstream-739eaae9ca86b243b81009fc21fb7ecc8a7b5b82.tar.bz2
upstream-739eaae9ca86b243b81009fc21fb7ecc8a7b5b82.zip
ar71xx: cap324: Use correct MAC addresses
The wrong MAC addresses (from the point of view of the physical device label) were being assigned to the wrong interfaces. Fix that. Signed-off-by: Daniel F. Dickinson <cshored@thecshore.com>
Diffstat (limited to 'target/linux/ar71xx/files/arch/mips')
-rw-r--r--target/linux/ar71xx/files/arch/mips/ath79/mach-cap324.c6
1 files changed, 3 insertions, 3 deletions
diff --git a/target/linux/ar71xx/files/arch/mips/ath79/mach-cap324.c b/target/linux/ar71xx/files/arch/mips/ath79/mach-cap324.c
index 2a6aed5b4c..edde8a24bb 100644
--- a/target/linux/ar71xx/files/arch/mips/ath79/mach-cap324.c
+++ b/target/linux/ar71xx/files/arch/mips/ath79/mach-cap324.c
@@ -106,11 +106,11 @@ static void __init cap324_setup(void)
ARRAY_SIZE(cap324_gpio_keys),
cap324_gpio_keys);
- ath79_init_mac(mac, art + CAP324_MAC_OFFSET, -1);
+ ath79_init_mac(mac, art + CAP324_MAC_OFFSET, -2);
ath79_wmac_disable_2ghz();
ath79_register_wmac(art + CAP324_WMAC_CALDATA_OFFSET, mac);
- ath79_init_mac(mac, art + CAP324_MAC_OFFSET, -2);
+ ath79_init_mac(mac, art + CAP324_MAC_OFFSET, -1);
ap91_pci_init(art + CAP324_PCIE_CALDATA_OFFSET, mac);
ath79_setup_ar934x_eth_cfg(AR934X_ETH_CFG_RGMII_GMAC0 |
@@ -119,7 +119,7 @@ static void __init cap324_setup(void)
ath79_register_mdio(0, 0x0);
ath79_init_mac(ath79_eth0_data.mac_addr,
- art + CAP324_MAC_OFFSET, -2);
+ art + CAP324_MAC_OFFSET, 0);
/* GMAC0 is connected to an external PHY */
ath79_eth0_data.phy_if_mode = PHY_INTERFACE_MODE_RGMII;