aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/ar71xx/files/arch/mips/ath79/mach-ens202ext.c
diff options
context:
space:
mode:
authorMarty Plummer <ntzrmtthihu777@gmail.com>2017-04-14 12:08:17 -0500
committerPiotr Dymacz <pepe2k@gmail.com>2017-05-30 14:15:25 +0200
commit558d86923e3f5a62577036aa2bace2532163ca13 (patch)
tree01947ffaa9ab4341c6719e9fbd452b68f61a8cfa /target/linux/ar71xx/files/arch/mips/ath79/mach-ens202ext.c
parent0f21873f7f1465f9ddd0ebde11716b966cb7665e (diff)
downloadupstream-558d86923e3f5a62577036aa2bace2532163ca13.tar.gz
upstream-558d86923e3f5a62577036aa2bace2532163ca13.tar.bz2
upstream-558d86923e3f5a62577036aa2bace2532163ca13.zip
ar71xx: add support for EnGenius ENS202EXT
EnGenius ENS202EXT is an outdoor wireless access point with 2-port 10/100 switch, detachable antennas and proprietery PoE. The device is based on Qualcomm/Atheros AR9341 v1. Specifications: - 535/400/200 MHz (CPU/DDR/AHB) - 64 MB of RAM - 16 MB of FLASH - UART (J1) header on PCB (unpopulated) - 2x 10/100 Mbps Ethernet - 2.4 GHz, up to 26dBm - 2x external, detachable antennas - 7x LED, 1x button Flash instructions: You have three options: - Use the vendor firmware upgrade page on the web interface and give it the factory.img. This is the easiest way to go about it. - If you have serial access during u-boot, interrupt the normal boot (any key before timeout) and run 'run failsafe_boot'; this will bring you to a minimal openwrt luci image on ip 192.168.1.1 useful if you've bricked the normal firmware. - Use the vendor's management cli, which can be accessed via telnet with the same credentials as the web login (default admin:admin), then issue the following commands: *** Hi admin, welcome to use cli(V-1.6.7) *** ---========= Commands Help =========--- stat -- Status sys -- System wless2 -- 2.4G-Wireless mgmt -- Management tree -- Tree help -- Help reboot -- Reboot ens202ext>mgmt Management ---========= Commands Help =========--- admin -- Administration mvlan -- Management VLAN settings snmp -- SNMP settings backup -- Backup/Restore settings autorb -- Auto reboot settings fwgrade -- Firmware upgrade time -- Time settings wifisch -- Wifi schedule log -- Log diag -- Diagnostics disc -- Device Discovery logout -- Logout help -- Help exit -- Exit ens202ext/mgmt>fwgrade Management --> Firmware upgrade ---========= Commands Help =========--- fwup -- Firmware upgrade help -- Help exit -- Exit ens202ext/mgmt/fwgrade>fwup http://web.server/lede-ar71xx-generic-ens202ext-squashfs-factory.bin Signed-off-by: Marty Plummer <ntzrmtthihu777@gmail.com>
Diffstat (limited to 'target/linux/ar71xx/files/arch/mips/ath79/mach-ens202ext.c')
-rw-r--r--target/linux/ar71xx/files/arch/mips/ath79/mach-ens202ext.c124
1 files changed, 124 insertions, 0 deletions
diff --git a/target/linux/ar71xx/files/arch/mips/ath79/mach-ens202ext.c b/target/linux/ar71xx/files/arch/mips/ath79/mach-ens202ext.c
new file mode 100644
index 0000000000..07dbc2e69d
--- /dev/null
+++ b/target/linux/ar71xx/files/arch/mips/ath79/mach-ens202ext.c
@@ -0,0 +1,124 @@
+/*
+ * EnGenius ENS202EXT board support
+ *
+ * Copyright (C) 2017 Marty Plummer <netz.kernel@gmail.com>
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of the GNU General Public License version 2 as published
+ * by the Free Software Foundation.
+ */
+
+#include <linux/gpio.h>
+#include <linux/mtd/mtd.h>
+#include <linux/mtd/partitions.h>
+#include <linux/platform_device.h>
+
+#include <asm/mach-ath79/ar71xx_regs.h>
+#include <asm/mach-ath79/ath79.h>
+
+#include "common.h"
+#include "dev-eth.h"
+#include "dev-gpio-buttons.h"
+#include "dev-leds-gpio.h"
+#include "dev-m25p80.h"
+#include "dev-wmac.h"
+#include "machtypes.h"
+#include "nvram.h"
+
+#define ENS202_GPIO_LED_WLAN4 0
+#define ENS202_GPIO_LED_POWER 14
+#define ENS202_GPIO_LED_WLAN2 16
+#define ENS202_GPIO_LED_WLAN3 17
+#define ENS202_GPIO_LED_WLAN1 18
+
+#define ENS202_GPIO_BTN_RESET 1
+
+#define ENS202_KEYS_POLL_INTERVAL 20 /* msecs */
+#define ENS202_KEYS_DEBOUNCE_INTERVAL (3 * ENS202_KEYS_POLL_INTERVAL)
+
+static struct gpio_led ens202_leds_gpio[] __initdata = {
+ {
+ .name = "engenius:amber:wlan1",
+ .gpio = ENS202_GPIO_LED_WLAN1,
+ .active_low = 1,
+ }, {
+ .name = "engenius:red:wlan2",
+ .gpio = ENS202_GPIO_LED_WLAN2,
+ .active_low = 1,
+ }, {
+ .name = "engenius:amber:wlan3",
+ .gpio = ENS202_GPIO_LED_WLAN3,
+ .active_low = 1,
+ }, {
+ .name = "engenius:green:wlan4",
+ .gpio = ENS202_GPIO_LED_WLAN4,
+ .active_low = 1,
+ }, {
+ .name = "engenius:amber:power",
+ .gpio = ENS202_GPIO_LED_POWER,
+ .active_low = 1,
+ }
+};
+
+static struct gpio_keys_button ens202_gpio_keys[] __initdata = {
+ {
+ .desc = "reset",
+ .type = EV_KEY,
+ .code = KEY_RESTART,
+ .debounce_interval = ENS202_KEYS_DEBOUNCE_INTERVAL,
+ .gpio = ENS202_GPIO_BTN_RESET,
+ .active_low = 1,
+ }
+};
+
+static void __init ens202_setup(void)
+{
+ const char *nvram = (char *) KSEG1ADDR(0x1f040000);
+ u8 mac_buff[6];
+ u8 *mac = NULL;
+ u8 *art = (u8 *) KSEG1ADDR(0x1fff0000);
+
+ if (ath79_nvram_parse_mac_addr(nvram, 0x10000,
+ "ethaddr=", mac_buff) == 0) {
+ ath79_init_mac(ath79_eth0_data.mac_addr, mac_buff, 0);
+ ath79_init_mac(ath79_eth1_data.mac_addr, mac_buff, 1);
+ mac = mac_buff;
+ }
+
+ ath79_gpio_function_enable(AR934X_GPIO_FUNC_JTAG_DISABLE);
+
+ ath79_gpio_output_select(ENS202_GPIO_LED_POWER, AR934X_GPIO_OUT_GPIO);
+ ath79_gpio_output_select(ENS202_GPIO_LED_WLAN1, AR934X_GPIO_OUT_GPIO);
+ ath79_gpio_output_select(ENS202_GPIO_LED_WLAN2, AR934X_GPIO_OUT_GPIO);
+ ath79_gpio_output_select(ENS202_GPIO_LED_WLAN3, AR934X_GPIO_OUT_GPIO);
+ ath79_gpio_output_select(ENS202_GPIO_LED_WLAN4, AR934X_GPIO_OUT_GPIO);
+
+ ath79_register_leds_gpio(-1, ARRAY_SIZE(ens202_leds_gpio),
+ ens202_leds_gpio);
+ ath79_register_gpio_keys_polled(-1, ENS202_KEYS_POLL_INTERVAL,
+ ARRAY_SIZE(ens202_gpio_keys),
+ ens202_gpio_keys);
+
+ ath79_register_m25p80(NULL);
+
+ ath79_register_wmac(art + 0x1000, NULL);
+
+ ath79_register_mdio(1, 0);
+
+ ath79_setup_ar934x_eth_cfg(AR934X_ETH_CFG_RGMII_GMAC0 |
+ AR934X_ETH_CFG_SW_ONLY_MODE);
+ ath79_eth0_data.phy_if_mode = PHY_INTERFACE_MODE_MII;
+ ath79_eth0_data.phy_mask = BIT(0);
+ ath79_eth0_data.mii_bus_dev = &ath79_mdio1_device.dev;
+ ath79_eth0_pll_data.pll_1000 = 0x06000000;
+
+ ath79_eth1_data.phy_if_mode = PHY_INTERFACE_MODE_GMII;
+ ath79_eth1_data.speed = SPEED_1000;
+ ath79_eth1_data.duplex = DUPLEX_FULL;
+
+ ath79_register_eth(0);
+ ath79_register_eth(1);
+}
+
+MIPS_MACHINE(ATH79_MACH_ENS202EXT, "ENS202EXT", "EnGenius ENS202EXT",
+ ens202_setup);