aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/ar71xx/files/arch/mips/ath79/mach-dr344.c
diff options
context:
space:
mode:
authorPiotr Dymacz <pepe2k@gmail.com>2017-03-12 23:50:36 +0100
committerPiotr Dymacz <pepe2k@gmail.com>2017-03-12 23:52:19 +0100
commit09862bb006f0e382f3d476ebfda6c260822c2420 (patch)
treecc19f4fabf7a5de40f04b96ce38051599f00d00c /target/linux/ar71xx/files/arch/mips/ath79/mach-dr344.c
parent7e38ce2e7d811880c66b07078abefde66ba5306c (diff)
downloadupstream-09862bb006f0e382f3d476ebfda6c260822c2420.tar.gz
upstream-09862bb006f0e382f3d476ebfda6c260822c2420.tar.bz2
upstream-09862bb006f0e382f3d476ebfda6c260822c2420.zip
ar71xx: fix Wallys DR344 ethernet MAC addresses offsets
Without this fix, ethernet interfaces on Wallys DR344 use random MAC addresses. Signed-off-by: Piotr Dymacz <pepe2k@gmail.com>
Diffstat (limited to 'target/linux/ar71xx/files/arch/mips/ath79/mach-dr344.c')
-rw-r--r--target/linux/ar71xx/files/arch/mips/ath79/mach-dr344.c5
1 files changed, 3 insertions, 2 deletions
diff --git a/target/linux/ar71xx/files/arch/mips/ath79/mach-dr344.c b/target/linux/ar71xx/files/arch/mips/ath79/mach-dr344.c
index e2155e3ec3..c24e5aa2b4 100644
--- a/target/linux/ar71xx/files/arch/mips/ath79/mach-dr344.c
+++ b/target/linux/ar71xx/files/arch/mips/ath79/mach-dr344.c
@@ -134,6 +134,7 @@ static struct mdio_board_info dr344_mdio0_info[] = {
static void __init dr344_setup(void)
{
u8 *art = (u8 *) KSEG1ADDR(0x1fff0000);
+ u8 *mac = (u8 *) KSEG1ADDR(0x1f03f810);
ath79_register_m25p80(NULL);
ath79_register_leds_gpio(-1, ARRAY_SIZE(dr344_leds_gpio),
@@ -158,8 +159,8 @@ static void __init dr344_setup(void)
ath79_register_mdio(1, 0x0);
ath79_register_mdio(0, 0x0);
- ath79_init_mac(ath79_eth0_data.mac_addr, art + DR344_MAC0_OFFSET, 0);
- ath79_init_mac(ath79_eth1_data.mac_addr, art + DR344_MAC1_OFFSET, 0);
+ ath79_init_mac(ath79_eth0_data.mac_addr, mac + DR344_MAC0_OFFSET, 0);
+ ath79_init_mac(ath79_eth1_data.mac_addr, mac + DR344_MAC1_OFFSET, 0);
ath79_setup_ar934x_eth_cfg(AR934X_ETH_CFG_RGMII_GMAC0 |
AR934X_ETH_CFG_SW_ONLY_MODE);