diff options
author | Rosen Penev <rosenp@gmail.com> | 2019-03-28 23:01:30 -0700 |
---|---|---|
committer | Petr Štetiar <ynezz@true.cz> | 2019-03-29 09:01:23 +0100 |
commit | 274439b780f482fccd9077f9c9e8cfe9657950c3 (patch) | |
tree | e8ee4845dfeead58155ec8d25b3b92cdc6be56f4 /package/utils/spidev_test | |
parent | 3f019bf96cdf52668750f67cb139fa1b5c538f0b (diff) | |
download | upstream-274439b780f482fccd9077f9c9e8cfe9657950c3.tar.gz upstream-274439b780f482fccd9077f9c9e8cfe9657950c3.tar.bz2 upstream-274439b780f482fccd9077f9c9e8cfe9657950c3.zip |
ramips: Increase GB-PC2 SPI frequency to 80MHz
The flash chip on the board (Spansion S25FL256SAIF00) is rated to
support at least 50MHz for normal read requests according to the
datasheet. 133MHz for fast reads. However, ramips seems to be limited to
80MHz.
>From testing this, higher values do not improve speeds.
time dd if=/dev/mtdblock3 of=/dev/null bs=64k from
42.82s to 14.09s.
boot speed is also faster:
[ 66.884087] procd: - init - vs
[ 48.976049] procd: - init -
Since spi speed was requested:
[ 3.538884] spi-mt7621 1e000b00.spi: sys_freq: 225000000
CPU is 900MHz:
[ 0.000000] CPU Clock: 900MHz
Signed-off-by: Rosen Penev <rosenp@gmail.com>
[fixed commit message by adding missing 0 in the spi-mt7621 clock output]
Signed-off-by: Petr Štetiar <ynezz@true.cz>
Diffstat (limited to 'package/utils/spidev_test')
0 files changed, 0 insertions, 0 deletions