aboutsummaryrefslogtreecommitdiffstats
path: root/package/boot/uboot-mediatek/patches/403-add-bananapi_bpi-r64-snand.patch
diff options
context:
space:
mode:
authorDaniel Golle <daniel@makrotopia.org>2021-04-11 16:59:09 +0100
committerDaniel Golle <daniel@makrotopia.org>2021-04-11 20:19:34 +0100
commit987562bad2d8d48297829070bfdbaf0a0a423a27 (patch)
tree17d624192a7ad9aa1d39b56d24cd9741e3320d0e /package/boot/uboot-mediatek/patches/403-add-bananapi_bpi-r64-snand.patch
parent8cc013981d2a017a4604e696e4ec19c846f2c230 (diff)
downloadupstream-987562bad2d8d48297829070bfdbaf0a0a423a27.tar.gz
upstream-987562bad2d8d48297829070bfdbaf0a0a423a27.tar.bz2
upstream-987562bad2d8d48297829070bfdbaf0a0a423a27.zip
uboot-mediatek: add spi-nand build for bananapi bpi-r64
Some of bpi-r64 boards have serial NAND attached to SPI bus. Build U-Boot for booting from SPI-NAND. Signed-off-by: Daniel Golle <daniel@makrotopia.org> Signed-off-by: Oskari Lemmela <oskari@lemmela.net>
Diffstat (limited to 'package/boot/uboot-mediatek/patches/403-add-bananapi_bpi-r64-snand.patch')
-rw-r--r--package/boot/uboot-mediatek/patches/403-add-bananapi_bpi-r64-snand.patch33
1 files changed, 33 insertions, 0 deletions
diff --git a/package/boot/uboot-mediatek/patches/403-add-bananapi_bpi-r64-snand.patch b/package/boot/uboot-mediatek/patches/403-add-bananapi_bpi-r64-snand.patch
new file mode 100644
index 0000000000..1dc2a84893
--- /dev/null
+++ b/package/boot/uboot-mediatek/patches/403-add-bananapi_bpi-r64-snand.patch
@@ -0,0 +1,33 @@
+--- a/arch/arm/dts/mt7622-bananapi-bpi-r64.dts
++++ b/arch/arm/dts/mt7622-bananapi-bpi-r64.dts
+@@ -19,7 +19,7 @@
+ };
+
+ aliases {
+- spi0 = &snfi;
++ spi0 = &snand;
+ ethernet0 = &eth;
+ };
+
+@@ -205,17 +205,11 @@
+ };
+ };
+
+-&snfi {
+- pinctrl-names = "default", "snfi";
+- pinctrl-0 = <&snor_pins>;
+- pinctrl-1 = <&snfi_pins>;
++&snand {
++ pinctrl-names = "default";
++ pinctrl-0 = <&snfi_pins>;
+ status = "okay";
+-
+- spi-flash@0{
+- compatible = "jedec,spi-nor";
+- reg = <0>;
+- u-boot,dm-pre-reloc;
+- };
++ quad-spi;
+ };
+
+ &uart0 {