diff options
| author | Ptilopsis Leucotis <PtilopsisLeucotis@yandex.com> | 2022-05-11 19:55:05 +0300 |
|---|---|---|
| committer | Christian Lamparter <chunkeey@gmail.com> | 2022-05-15 16:39:45 +0200 |
| commit | 0f8eba4f958126cb79ca901f38b0b904a581d3e8 (patch) | |
| tree | e7f47f0a0cf34ad8ac50ae6deec5c3fa74e0d17a | |
| parent | 308ce4607687fb2e1cd013f221751139e3cdafdb (diff) | |
| download | upstream-0f8eba4f958126cb79ca901f38b0b904a581d3e8.tar.gz upstream-0f8eba4f958126cb79ca901f38b0b904a581d3e8.tar.bz2 upstream-0f8eba4f958126cb79ca901f38b0b904a581d3e8.zip | |
ath79: fix I2C on GL-AR300M devices
On GL-AR300M Series GPIO17 described as I2C SDA in Device Tree.
Because of GPIO_OUT_FUNCTION4 register was not initialized on start,
GPIO17 was uncontrollable, it always in high state. According to QCA9531
documentation, default setting of GPIO17 is SYS_RST_L. In order to make
GPIO17 controllable, it should write value 0x00 on bits [15:8] of
GPIO_OUT_FUNCTION4 register, located at 0x1804003C address.
Signed-off-by: Ptilopsis Leucotis <PtilopsisLeucotis@yandex.com>
(cherry picked from commit 57efdd6a2d815d2491c5b7f22ffaeb6a845bfd0a)
| -rw-r--r-- | target/linux/ath79/dts/qca9531_glinet_gl-ar300m.dtsi | 9 |
1 files changed, 9 insertions, 0 deletions
diff --git a/target/linux/ath79/dts/qca9531_glinet_gl-ar300m.dtsi b/target/linux/ath79/dts/qca9531_glinet_gl-ar300m.dtsi index 2eaff61f50..47fda91a0c 100644 --- a/target/linux/ath79/dts/qca9531_glinet_gl-ar300m.dtsi +++ b/target/linux/ath79/dts/qca9531_glinet_gl-ar300m.dtsi @@ -72,6 +72,9 @@ i2c: i2c { compatible = "i2c-gpio"; + pinctrl-names = "default"; + pinctrl-0 = <&enable_gpio17>; + sda-gpios = <&gpio 17 (GPIO_ACTIVE_HIGH|GPIO_OPEN_DRAIN)>; scl-gpios = <&gpio 16 (GPIO_ACTIVE_HIGH|GPIO_OPEN_DRAIN)>; }; @@ -181,3 +184,9 @@ reg = <0x0 0x6>; }; }; + +&pinmux { + enable_gpio17: pinmux_enable_gpio17 { + pinctrl-single,bits = <0x10 0x0000 0xff00>; + }; +}; |