aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorAlban Bedel <albeu@free.fr>2022-04-30 10:42:33 +0200
committerChuanhong Guo <gch981213@gmail.com>2022-05-01 11:25:50 +0800
commit13c88950a25726b33bd1d2fb977f0056cc50f2a2 (patch)
tree2a6922f25f2ca81a5e49d2176d447b3f6af81bb8
parente9431a8335658fd8bcb1c01b3c7e59bf0401196d (diff)
downloadupstream-13c88950a25726b33bd1d2fb977f0056cc50f2a2.tar.gz
upstream-13c88950a25726b33bd1d2fb977f0056cc50f2a2.tar.bz2
upstream-13c88950a25726b33bd1d2fb977f0056cc50f2a2.zip
ramips: zbt-wg2626: Add the reset gpio for PCIe port 1
The 2.4GHz interface doesn't come up properly with the log showing: mt7621-pci 1e140000.pcie: pcie1 no card, disable it (RST & CLK) As seen on other MT7621 boards this is caused by a missing reset GPIO. The MT7621 dtsi set GPIO 19 as PCIe reset GPIO, which on this board reset the 5GHz interface on port 0. Add GPIO 8 to the PCIe reset GPIO list to also reset the 2.4GHz interface on port 1. Signed-off-by: Alban Bedel <albeu@free.fr> (cherry picked from commit f953a1a4bfba2fa70c12bb80938aa66481a673b6)
-rw-r--r--target/linux/ramips/dts/mt7621_zbtlink_zbt-wg2626.dts3
1 files changed, 3 insertions, 0 deletions
diff --git a/target/linux/ramips/dts/mt7621_zbtlink_zbt-wg2626.dts b/target/linux/ramips/dts/mt7621_zbtlink_zbt-wg2626.dts
index d0d656ba6d..06c4f1d177 100644
--- a/target/linux/ramips/dts/mt7621_zbtlink_zbt-wg2626.dts
+++ b/target/linux/ramips/dts/mt7621_zbtlink_zbt-wg2626.dts
@@ -88,6 +88,9 @@
&pcie {
status = "okay";
+
+ reset-gpios = <&gpio 19 GPIO_ACTIVE_LOW>,
+ <&gpio 8 GPIO_ACTIVE_LOW>;
};
&pcie0 {