aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorLuka Perkov <luka@openwrt.org>2015-12-28 04:55:48 +0000
committerLuka Perkov <luka@openwrt.org>2015-12-28 04:55:48 +0000
commitf6dfeee3feea1c44370b250560fee03cfee70d10 (patch)
treecc60339a0468f2f40ec82d9b997438e68d91f6ea
parentdee4e713e9aaf7594bb6365ea8dac3323bb5b4cd (diff)
downloadupstream-f6dfeee3feea1c44370b250560fee03cfee70d10.tar.gz
upstream-f6dfeee3feea1c44370b250560fee03cfee70d10.tar.bz2
upstream-f6dfeee3feea1c44370b250560fee03cfee70d10.zip
imx6: ventana: add ecspi3 host controller for GW52xx
Certain board revisions of the GW52xx support an SPI host controller with a single chip-select going to an off board connector. Signed-off-by: Tim Harvey <tharvey@gateworks.com> Signed-off-by: Pushpal Sidhu <psidhu@gateworks.com> SVN-Revision: 48009
-rw-r--r--target/linux/imx6/patches-4.3/041-ARM-dts-imx-ventana-add-spi-support-for-gw52xx.patch35
1 files changed, 35 insertions, 0 deletions
diff --git a/target/linux/imx6/patches-4.3/041-ARM-dts-imx-ventana-add-spi-support-for-gw52xx.patch b/target/linux/imx6/patches-4.3/041-ARM-dts-imx-ventana-add-spi-support-for-gw52xx.patch
new file mode 100644
index 0000000000..a0fb48ee8c
--- /dev/null
+++ b/target/linux/imx6/patches-4.3/041-ARM-dts-imx-ventana-add-spi-support-for-gw52xx.patch
@@ -0,0 +1,35 @@
+Index: linux-4.3/arch/arm/boot/dts/imx6qdl-gw52xx.dtsi
+===================================================================
+--- linux-4.3.orig/arch/arm/boot/dts/imx6qdl-gw52xx.dtsi 2015-12-18 10:39:44.899158318 -0800
++++ linux-4.3/arch/arm/boot/dts/imx6qdl-gw52xx.dtsi 2015-12-18 10:43:27.000000000 -0800
+@@ -158,6 +158,14 @@
+ <&clks IMX6QDL_CLK_PLL3_USB_OTG>;
+ };
+
++&ecspi3 {
++ fsl,spi-num-chipselects = <1>;
++ cs-gpios = <&gpio4 24 GPIO_ACTIVE_HIGH>;
++ pinctrl-names = "default";
++ pinctrl-0 = <&pinctrl_ecspi3>;
++ status = "okay";
++};
++
+ &fec {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_enet>;
+@@ -357,6 +365,15 @@
+ >;
+ };
+
++ pinctrl_ecspi3: escpi3grp {
++ fsl,pins = <
++ MX6QDL_PAD_DISP0_DAT0__ECSPI3_SCLK 0x100b1
++ MX6QDL_PAD_DISP0_DAT1__ECSPI3_MOSI 0x100b1
++ MX6QDL_PAD_DISP0_DAT2__ECSPI3_MISO 0x100b1
++ MX6QDL_PAD_DISP0_DAT3__GPIO4_IO24 0x100b1
++ >;
++ };
++
+ pinctrl_enet: enetgrp {
+ fsl,pins = <
+ MX6QDL_PAD_RGMII_RXC__RGMII_RXC 0x1b0b0