diff options
| author | Mathias Kresin <dev@kresin.me> | 2018-01-08 23:04:57 +0100 |
|---|---|---|
| committer | Mathias Kresin <dev@kresin.me> | 2018-02-20 19:25:17 +0100 |
| commit | a48b4ae38b704d9b7b0ba5019c0115a2e80e0011 (patch) | |
| tree | 0c56647bb5405d98696f0c3a05d15ee074c69959 /.github | |
| parent | cf53f2180c0c7a7d7fbfd78c7d9ae3555fe04281 (diff) | |
| download | upstream-a48b4ae38b704d9b7b0ba5019c0115a2e80e0011.tar.gz upstream-a48b4ae38b704d9b7b0ba5019c0115a2e80e0011.tar.bz2 upstream-a48b4ae38b704d9b7b0ba5019c0115a2e80e0011.zip | |
lantiq: kernel 4.14: don't use CPU interrupt controller IPI IRQ domain support
This reverts kernel commit 1eed40043579 ("MIPS: smp-mt: Use CPU interrupt
controller IPI IRQ domain support"). With the patch applied, the kernel
hangs during boot if SMP is active.
The Lantiq IRQ controller gets registered first and it directly handles
the MIPS native SW1/2 and HW0 - HW5 IRQs. It looks like this controller
already registers IRQ 0 - 7 and the generic driver only gets the following
IRQs starting later.
The upstream discussion can be found at
https://www.linux-mips.org/archives/linux-mips/2017-05/msg00059.html.
Signed-off-by: Mathias Kresin <dev@kresin.me>
Diffstat (limited to '.github')
0 files changed, 0 insertions, 0 deletions