aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/generic-2.6/patches-2.6.30/110-netfilter_match_speedup.patch
Commit message (Collapse)AuthorAgeFilesLines
* fix a compile error in the netfilter match speedup patch for 2.6.30Felix Fietkau2009-05-141-1/+1
| | | | git-svn-id: svn://svn.openwrt.org/openwrt/trunk@15849 3c298f89-4303-0410-b956-a3cf2f4a3e73
* reduce the total cpu usage of ipt_do_table under high network load from 3.1% ↵Felix Fietkau2009-05-131-0/+44
| | | | | | down to 1.6% (tested with oprofile) git-svn-id: svn://svn.openwrt.org/openwrt/trunk@15822 3c298f89-4303-0410-b956-a3cf2f4a3e73
* [kernel] netfilter: add a check for ip proto in netfilter_match_speedup ↵Nicolas Thill2009-05-031-3/+6
| | | | | | patches (closes: #5041) git-svn-id: svn://svn.openwrt.org/openwrt/trunk@15574 3c298f89-4303-0410-b956-a3cf2f4a3e73
* preliminary 2.6.30 supportImre Kaloz2009-04-281-0/+74
git-svn-id: svn://svn.openwrt.org/openwrt/trunk@15468 3c298f89-4303-0410-b956-a3cf2f4a3e73
n126' href='#n126'>126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179
#include "mt7621.dtsi"

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>

/ {
	compatible = "tplink,re350-v1", "mediatek,mt7621-soc";
	model = "TP-LINK RE350 v1";

	aliases {
		led-boot = &led_power;
		led-failsafe = &led_power;
		led-running = &led_power;
		led-upgrade = &led_power;
	};

	leds {
		compatible = "gpio-leds";

		led_power: power {
			label = "blue:power";
			gpios = <&gpio 22 GPIO_ACTIVE_LOW>;
		};

		wifi2g {
			label = "blue:wifi2G";
			gpios = <&gpio 23 GPIO_ACTIVE_LOW>;
		};

		wifi5g {
			label = "blue:wifi5G";
			gpios = <&gpio 24 GPIO_ACTIVE_LOW>;
		};

		wps_r {
			label = "red:wps";
			gpios = <&gpio 25 GPIO_ACTIVE_HIGH>;
		};

		wps_b {
			label = "blue:wps";
			gpios = <&gpio 26 GPIO_ACTIVE_HIGH>;
		};

		eth {
			label = "green:eth_act";
			gpios = <&gpio 28 GPIO_ACTIVE_LOW>;
		};

		eth2 {
			label = "green:eth_link";
			gpios = <&gpio 29 GPIO_ACTIVE_LOW>;
		};
	};

	keys {
		compatible = "gpio-keys";

		led {
			label = "led";
			gpios = <&gpio 30 GPIO_ACTIVE_LOW>;
			linux,code = <BTN_0>;
		};

		reset {
			label = "reset";
			gpios = <&gpio 31 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_RESTART>;
		};

		power {
			label = "power";
			gpios = <&gpio 32 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_POWER>;
		};

		wps {
			label = "wps";
			gpios = <&gpio 33 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_WPS_BUTTON>;
		};
	};
};

&spi0 {
	status = "okay";

	flash@0 {
		compatible = "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <10000000>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "u-boot";
				reg = <0x0 0x20000>;
				read-only;
			};

			partition@20000 {
				compatible = "tplink,firmware";
				label = "firmware";
				reg = <0x20000 0x5e0000>;
			};

			config: partition@600000 {
				label = "config";
				reg = <0x600000 0x50000>;
				read-only;
			};

			radio: partition@7f0000 {
				label = "radio";
				reg = <0x7f0000 0x10000>;
				read-only;
			};
		};
	};
};

&pcie {
	status = "okay";
};

&pcie0 {
	mt76@0,0 {
		reg = <0x0000 0 0 0 0>;
		mediatek,mtd-eeprom = <&radio 0x0>;
		nvmem-cells = <&macaddr_config_10008>;
		nvmem-cell-names = "mac-address";
		mac-address-increment = <1>;
	};
};

&pcie1 {
	mt76@0,0 {
		reg = <0x0000 0 0 0 0>;
		mediatek,mtd-eeprom = <&radio 0x8000>;
		ieee80211-freq-limit = <5000000 6000000>;
		nvmem-cells = <&macaddr_config_10008>;
		nvmem-cell-names = "mac-address";
		mac-address-increment = <2>;
	};
};

&gmac0 {
	nvmem-cells = <&macaddr_config_10008>;
	nvmem-cell-names = "mac-address";
};

&switch0 {
	ports {
		port@0 {
			status = "okay";
			label = "lan";
		};
	};
};

&state_default {
	gpio {
		groups = "rgmii2", "wdt";
		function = "gpio";
	};
};

&config {
	compatible = "nvmem-cells";
	#address-cells = <1>;
	#size-cells = <1>;

	macaddr_config_10008: macaddr@10008 {
		reg = <0x10008 0x6>;
	};
};