| Commit message (Collapse) | Author | Age | Files | Lines |
... | |
|
|
|
| |
SVN-Revision: 34100
|
|
|
|
| |
SVN-Revision: 34097
|
|
|
|
|
|
| |
Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
SVN-Revision: 34086
|
|
|
|
| |
SVN-Revision: 34065
|
|
|
|
| |
SVN-Revision: 34064
|
|
|
|
| |
SVN-Revision: 34063
|
|
|
|
| |
SVN-Revision: 34062
|
|
|
|
| |
SVN-Revision: 34061
|
|
|
|
| |
SVN-Revision: 34060
|
|
|
|
| |
SVN-Revision: 34059
|
|
|
|
|
|
| |
Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
SVN-Revision: 33987
|
|
|
|
| |
SVN-Revision: 33825
|
|
|
|
| |
SVN-Revision: 33591
|
|
|
|
| |
SVN-Revision: 33383
|
|
|
|
| |
SVN-Revision: 33324
|
|
|
|
|
|
|
|
| |
This patch fixes the GPIO ALTSEL settings for some of the GPIOs used by the PCI subsystem in Lantiq Danube. These changes are required for more than one PCI device to work. Tested with an ARV7510PW having two PCI-devices; a VIA USB controller and a Ralink WLAN mini-PCI card.
Signed-off-by: Matti Laakso <malaakso@elisanet.fi>
SVN-Revision: 33054
|
|
|
|
|
|
|
|
|
| |
The ARV4525 board init is passing the wrong offset to
arv_register_ath5k() resulting in a bogus mac.
Signed-off-by: Tobias Diedrich <ranma+openwrt@tdiedrich.de>
SVN-Revision: 32993
|
|
|
|
| |
SVN-Revision: 32953
|
|
|
|
| |
SVN-Revision: 32949
|
|
|
|
| |
SVN-Revision: 32925
|
|
|
|
| |
SVN-Revision: 32797
|
|
|
|
|
|
| |
This broke falcon builds
SVN-Revision: 32794
|
|
|
|
| |
SVN-Revision: 32065
|
|
|
|
| |
SVN-Revision: 32055
|
|
|
|
| |
SVN-Revision: 32051
|
|
|
|
| |
SVN-Revision: 32026
|
|
|
|
| |
SVN-Revision: 32006
|
|
|
|
| |
SVN-Revision: 31995
|
|
|
|
| |
SVN-Revision: 31912
|
|
|
|
| |
SVN-Revision: 31911
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
WIFI eeprom:
As discussed, it is impossible for nand and spi flash platforms to have the eeprom data available from mtd. I suggested to load the eeprom from user-space. I've looked into regular firmware loading but this is only possible when using modules. I've created a sysfs entry that allows reading and writing the eeprom data to the platform data. After loading the eeprom data I rely on pci-hotplug support to disable the bogus pci device and rescan the bus (with fixups and all). Because hotplug is not available, an init script is created that performs the copy from mtd to platform data. I think it is best to eventually move the sysfs functions to dev_wifi_athxk.c file, this would get rid of the external to the ath9k platform data.
SPI flash:
It seems that the spi-xway driver is not really working. It causes my kernel to crash in all sorts of ways. I added to bitbang SPI to be able to the calibration data mention above.
I've kept the original mtd partitioning that Netgear uses.
Buttons/LED:
Both buttons are working properly. Two leds are not enabled: The red internet led is connected to the pci_gnt1 pin... I can't disable it because then DMA stops working.
The green wifi led is connected to an unknown atheros gpio.
Signed-off-by: Pieter Voorthuijsen <p.voorthuijsen at gmail.com>
SVN-Revision: 31910
|
|
|
|
|
|
|
|
|
| |
moves the linux partition, removes the config partition and the
buttons settings have small adjustments.
Signed-off-by: Luka Perkov <openwrt@lukaperkov.net>
SVN-Revision: 31909
|
|
|
|
|
|
|
|
| |
and led gpio values.
Signed-off-by: Luka Perkov <openwrt@lukaperkov.net>
SVN-Revision: 31908
|
|
|
|
| |
SVN-Revision: 31848
|
|
|
|
|
|
| |
overriding eeprom, fixes bogus wlan mac address on arv4520
SVN-Revision: 31835
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
* CONFIG_ARCH_DMA_ADDR_T_64BIT
* CONFIG_ARCH_HAS_ILOG2_U32
* CONFIG_ARCH_HAS_ILOG2_U64
* CONFIG_ARCH_PHYS_ADDR_T_64BIT
* CONFIG_ARCH_SUPPORTS_MSI
* CONFIG_GENERIC_CPU_DEVICES
* CONFIG_HWMON_DEBUG_CHIP
* CONFIG_I2C_PXA_PCI
* CONFIG_LEDS_GPIO
* CONFIG_MINIX_FS_NATIVE_ENDIAN
* CONFIG_MLX4_CORE
* CONFIG_POWER_SUPPLY
* CONFIG_POWER_SUPPLY_DEBUG
* CONFIG_QUOTACTL
* CONFIG_SDIO_UART
* CONFIG_SENSORS_K10TEMP
* CONFIG_SENSORS_SCH56XX_COMMON
* CONFIG_SENSORS_VIA_CPUTEMP
* CONFIG_SERIO_AMBAKMI
* CONFIG_SERIO_I8042
* CONFIG_SERIO_LIBPS2
* CONFIG_SERIO_PCIPS2
* CONFIG_SERIO_RAW
* CONFIG_SERIO_SERPORT
* CONFIG_SPI_BITBANG
* CONFIG_SPI_GPIO
SVN-Revision: 31737
|
|
|
|
|
|
| |
Signed-off-by: Luka Perkov <openwrt@lukaperkov.net>
SVN-Revision: 31735
|
|
|
|
|
|
| |
Signed-off-by: Luka Perkov <openwrt@lukaperkov.net>
SVN-Revision: 31734
|
|
|
|
| |
SVN-Revision: 31733
|
|
|
|
| |
SVN-Revision: 31718
|
|
|
|
| |
SVN-Revision: 31709
|
|
|
|
| |
SVN-Revision: 31672
|
|
|
|
| |
SVN-Revision: 31671
|
|
|
|
| |
SVN-Revision: 31670
|
|
|
|
| |
SVN-Revision: 31645
|
|
|
|
|
|
| |
having to keep non-upstream ethernet driver changes
SVN-Revision: 31637
|
|
|
|
| |
SVN-Revision: 31541
|
|
|
|
| |
SVN-Revision: 31459
|
|
|
|
|
|
| |
Signed-off-by: Christian Rustmeier <rustmeier a.t. gmail dotty com>
SVN-Revision: 31443
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
port 4 on the ARV4520PW board
The VLAN mapping on the ARV4520PW board is the following:
port on Router: | VLAN in software:
LAN 1 | 3
LAN 2 | 2
LAN 3 | 1
LAN 4 | 0
DSL | 4
So LAN4 is not VLAN4 but VLAN0 (VLAN4 is DSL port) -> set "3 2 1 0 5t" as default switch config.
SVN-Revision: 31391
|