index : openwrt/em-br6478acv2/lede/master-31e0f0ae	do-work/Edimax-v2
	Edimax BR-6578AC V2 base from https://github.com/ulli-kroll/lede.git	James

summaryrefslogtreecommitdiffstats

log msg author committer range

path: root/target/linux/ar71xx/patches-3.10/902-unaligned_access_hacks.patch

	Commit message (Expand)	Author	Age	Files	Lines
*	kernel: update 3.10 to 3.10.2	Gabor Juhos	2013-07-22	1	-3/+3
*	ar71xx: make implicit alignment in struct pptp_addr explicit to fix ABI break...	Felix Fietkau	2013-07-10	1	-0/+10
*	ar71xx: add linux 3.10	Felix Fietkau	2013-07-09	1	-0/+904

generated by cgit v1.2.3 (git 2.25.1) at 2024-07-28 12:21:12 +0000

/dts-v1/;

#include "mt7620a.dtsi"

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>

/ {
	compatible = "tplink,c20i", "ralink,mt7620a-soc";
	model = "TP-Link Archer C20i";

	chosen {
		bootargs = "console=ttyS0,115200";
	};

	leds {
		compatible = "gpio-leds";
		lan {
			label = "c20i:blue:lan";
			gpios = <&gpio0 1 GPIO_ACTIVE_LOW>;
		};
		usb {
			label = "c20i:blue:usb";
			gpios = <&gpio0 11 GPIO_ACTIVE_LOW>;
			trigger-sources = <&ohci_port1>, <&ehci_port1>;
			linux,default-trigger = "usbport";
		};
		wps {
			label = "c20i:blue:wps";
			gpios = <&gpio1 15 GPIO_ACTIVE_LOW>;
		};
		wan {
			label = "c20i:blue:wan";
			gpios = <&gpio2 0 GPIO_ACTIVE_LOW>;
		};
		wlan {
			label = "c20i:blue:wlan";
			gpios = <&gpio3 0 GPIO_ACTIVE_LOW>;
		};
	};

	keys {
		compatible = "gpio-keys";

		rfkill {
			label = "rfkill";
			gpios = <&gpio0 2 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_RFKILL>;
		};
		reset_wps {
			label = "reset_wps";
			gpios = <&gpio0 13 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_RESTART>;
		};
	};
};

&gpio1 {
	status = "okay";
};

&gpio2 {
	status = "okay";
};

&gpio3 {
	status = "okay";
};

&spi0 {
	status = "okay";

	m25p80@0 {
		compatible = "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <10000000>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "u-boot";
				reg = <0x0 0x20000>;
				read-only;
			};

			partition@20000 {
				compatible = "tplink,firmware";
				label = "firmware";
				reg = <0x20000 0x7a0000>;
			};

			partition@7c0000 {
				label = "config";
				reg = <0x7c0000 0x10000>;
			};

			rom: partition@7d0000 {
				label = "rom";
				reg = <0x7d0000 0x10000>;
			};

			partition@7e0000 {
				label = "romfile";
				reg = <0x7e0000 0x10000>;
			};

			radio: partition@7f0000 {
				label = "radio";
				reg = <0x7f0000 0x10000>;
			};
		};
	};
};

&pinctrl {
	state_default: pinctrl0 {
		gpio {
			ralink,group = "i2c", "uartf", "rgmii1", "rgmii2", "wled", "nd_sd", "ephy", "spi refclk";
			ralink,function = "gpio";
		};
	};
};

&ethernet {
		pinctrl-names = "default";
		mtd-mac-address = <&rom 0xf100>;
		mediatek,portmap = "wllll";
	};

&ehci {
	status = "okay";
};

&ohci {
	status = "okay";
};

&gsw {
	mediatek,port4 = "ephy";
};

&wmac {
	ralink,mtd-eeprom = <&radio 0>;
};

&pcie {
	status = "okay";
};

&pcie0 {
	mt76@0,0 {
		reg = <0x0000 0 0 0 0>;
		mediatek,mtd-eeprom = <&radio 32768>;
		ieee80211-freq-limit = <5000000 6000000>;
	};
};