summaryrefslogtreecommitdiffstats
path: root/target/linux/lantiq/patches-4.1/0030-GPIO-add-named-gpio-exports.patch
diff options
context:
space:
mode:
authorJohn Crispin <john@openwrt.org>2015-11-21 21:25:20 +0000
committerJohn Crispin <john@openwrt.org>2015-11-21 21:25:20 +0000
commit0206a400cfd0d1476ef48a6dbc7a7ca08792e019 (patch)
treeebc53bd9a5454378ba884290908d8040598842d9 /target/linux/lantiq/patches-4.1/0030-GPIO-add-named-gpio-exports.patch
parent1f514723469720679edae68f529798c02253f803 (diff)
downloadmaster-31e0f0ae-0206a400cfd0d1476ef48a6dbc7a7ca08792e019.tar.gz
master-31e0f0ae-0206a400cfd0d1476ef48a6dbc7a7ca08792e019.tar.bz2
master-31e0f0ae-0206a400cfd0d1476ef48a6dbc7a7ca08792e019.zip
lantiq: tweak DWC2 default parameters
This patch improves the default configuration of DWC2 on lantiq SoCs somewhat: * Set maximum packet count to largest allowed value by the DWC2 (511) * Use 16-bit DMA bursts * Divide fifo buffers more evenly Default fifo buffer sizes from original ltq-hcd driver seem really irrational. For example according to DWC2 data book rxfifo size of 240 will not fit even a single full length USB packet. On the other hand non-periodic tx fifo size of 240 is more than enough to fit one complete packet. Change the sizes around to improve the situation and to fix some issues especially with isochronous USB transfers. Signed-off-by: Antti Seppälä <a.seppala@gmail.com> SVN-Revision: 47563
Diffstat (limited to 'target/linux/lantiq/patches-4.1/0030-GPIO-add-named-gpio-exports.patch')
0 files changed, 0 insertions, 0 deletions