diff options
author | John Crispin <john@openwrt.org> | 2010-11-03 19:02:27 +0000 |
---|---|---|
committer | John Crispin <john@openwrt.org> | 2010-11-03 19:02:27 +0000 |
commit | 251535331cb7393bc911dfd5a7c01f670b292549 (patch) | |
tree | 52d4fa9c44a169c9ed8878b7bda7c5f23789447e /target/linux/ifxmips/patches/010-mips_clocksource_init_war.patch | |
parent | 100fc4c7cec5500314c20c5d9a2ff0aa8a07a04a (diff) | |
download | master-31e0f0ae-251535331cb7393bc911dfd5a7c01f670b292549.tar.gz master-31e0f0ae-251535331cb7393bc911dfd5a7c01f670b292549.tar.bz2 master-31e0f0ae-251535331cb7393bc911dfd5a7c01f670b292549.zip |
* bump kernel to 2.6.35.8 * merge arcadyn mach files * fixes ar9 * adds hack for tapi drivers
SVN-Revision: 23836
Diffstat (limited to 'target/linux/ifxmips/patches/010-mips_clocksource_init_war.patch')
-rw-r--r-- | target/linux/ifxmips/patches/010-mips_clocksource_init_war.patch | 33 |
1 files changed, 33 insertions, 0 deletions
diff --git a/target/linux/ifxmips/patches/010-mips_clocksource_init_war.patch b/target/linux/ifxmips/patches/010-mips_clocksource_init_war.patch new file mode 100644 index 0000000000..81eabc6dcd --- /dev/null +++ b/target/linux/ifxmips/patches/010-mips_clocksource_init_war.patch @@ -0,0 +1,33 @@ +--- a/arch/mips/kernel/cevt-r4k.c ++++ b/arch/mips/kernel/cevt-r4k.c +@@ -22,6 +22,22 @@ + + #ifndef CONFIG_MIPS_MT_SMTC + ++/* ++ * Compare interrupt can be routed and latched outside the core, ++ * so a single execution hazard barrier may not be enough to give ++ * it time to clear as seen in the Cause register. 4 time the ++ * pipeline depth seems reasonably conservative, and empirically ++ * works better in configurations with high CPU/bus clock ratios. ++ */ ++ ++#define compare_change_hazard() \ ++ do { \ ++ irq_disable_hazard(); \ ++ irq_disable_hazard(); \ ++ irq_disable_hazard(); \ ++ irq_disable_hazard(); \ ++ } while (0) ++ + static int mips_next_event(unsigned long delta, + struct clock_event_device *evt) + { +@@ -31,6 +47,7 @@ static int mips_next_event(unsigned long + cnt = read_c0_count(); + cnt += delta; + write_c0_compare(cnt); ++ compare_change_hazard(); + res = ((int)(read_c0_count() - cnt) > 0) ? -ETIME : 0; + return res; + } |