diff options
| author | Florian Fainelli <florian@openwrt.org> | 2009-07-03 09:31:52 +0000 |
|---|---|---|
| committer | Florian Fainelli <florian@openwrt.org> | 2009-07-03 09:31:52 +0000 |
| commit | fefeecf52f93fcfb41aa8b6220f5ffbb4781de56 (patch) | |
| tree | 5905df06b577bd0c25a14b4174dec4ddfd615036 /target/linux/generic-2.6/patches-2.6.27/023-mips_delay_gcc4.4.0.patch | |
| parent | 0fd8d0fad8c5f4b6d04ae2497c479ff43a38b5da (diff) | |
| download | master-31e0f0ae-fefeecf52f93fcfb41aa8b6220f5ffbb4781de56.tar.gz master-31e0f0ae-fefeecf52f93fcfb41aa8b6220f5ffbb4781de56.tar.bz2 master-31e0f0ae-fefeecf52f93fcfb41aa8b6220f5ffbb4781de56.zip | |
update to latest 2.6.27.26 stable kernel
SVN-Revision: 16659
Diffstat (limited to 'target/linux/generic-2.6/patches-2.6.27/023-mips_delay_gcc4.4.0.patch')
| -rw-r--r-- | target/linux/generic-2.6/patches-2.6.27/023-mips_delay_gcc4.4.0.patch | 19 |
1 files changed, 4 insertions, 15 deletions
diff --git a/target/linux/generic-2.6/patches-2.6.27/023-mips_delay_gcc4.4.0.patch b/target/linux/generic-2.6/patches-2.6.27/023-mips_delay_gcc4.4.0.patch index f001b81e10..4f7f327889 100644 --- a/target/linux/generic-2.6/patches-2.6.27/023-mips_delay_gcc4.4.0.patch +++ b/target/linux/generic-2.6/patches-2.6.27/023-mips_delay_gcc4.4.0.patch @@ -21,11 +21,9 @@ Signed-off-by: Wu Zhangjin <wuzhangjin@gmail.com> arch/mips/include/asm/delay.h | 58 +++++++++++++++++++++++++------------ 3 files changed, 57 insertions(+), 20 deletions(-) -diff --git a/arch/mips/Makefile b/arch/mips/Makefile -index a25c2e5..1ee5504 100644 --- a/arch/mips/Makefile +++ b/arch/mips/Makefile -@@ -120,7 +120,14 @@ cflags-$(CONFIG_CPU_R4300) += -march=r4300 -Wa,--trap +@@ -119,7 +119,14 @@ cflags-$(CONFIG_CPU_R4300) += -march=r43 cflags-$(CONFIG_CPU_VR41XX) += -march=r4100 -Wa,--trap cflags-$(CONFIG_CPU_R4X00) += -march=r4600 -Wa,--trap cflags-$(CONFIG_CPU_TX49XX) += -march=r4600 -Wa,--trap @@ -41,8 +39,6 @@ index a25c2e5..1ee5504 100644 cflags-$(CONFIG_CPU_MIPS32_R1) += $(call cc-option,-march=mips32,-mips32 -U_MIPS_ISA -D_MIPS_ISA=_MIPS_ISA_MIPS32) \ -Wa,-mips32 -Wa,--trap cflags-$(CONFIG_CPU_MIPS32_R2) += $(call cc-option,-march=mips32r2,-mips32r2 -U_MIPS_ISA -D_MIPS_ISA=_MIPS_ISA_MIPS32) \ -diff --git a/include/asm-mips/compiler.h b/include/asm-mips/compiler.h -index 71f5c5c..95256a8 100644 --- a/include/asm-mips/compiler.h +++ b/include/asm-mips/compiler.h @@ -1,5 +1,6 @@ @@ -66,8 +62,6 @@ index 71f5c5c..95256a8 100644 +#endif + #endif /* _ASM_COMPILER_H */ -diff --git a/include/asm-mips/delay.h b/include/asm-mips/delay.h -index b0bccd2..00d7969 100644 --- a/include/asm-mips/delay.h +++ b/include/asm-mips/delay.h @@ -7,6 +7,7 @@ @@ -78,7 +72,7 @@ index b0bccd2..00d7969 100644 */ #ifndef _ASM_DELAY_H #define _ASM_DELAY_H -@@ -48,6 +49,43 @@ static inline void __delay(unsigned long loops) +@@ -48,6 +49,43 @@ static inline void __delay(unsigned long : "0" (loops), "r" (1)); } @@ -122,7 +116,7 @@ index b0bccd2..00d7969 100644 /* * Division by multiplication: you don't have to worry about -@@ -62,8 +100,6 @@ static inline void __delay(unsigned long loops) +@@ -62,8 +100,6 @@ static inline void __delay(unsigned long static inline void __udelay(unsigned long usecs, unsigned long lpj) { @@ -131,7 +125,7 @@ index b0bccd2..00d7969 100644 /* * The rates of 128 is rounded wrongly by the catchall case * for 64-bit. Excessive precission? Probably ... -@@ -77,23 +113,7 @@ static inline void __udelay(unsigned long usecs, unsigned long lpj) +@@ -77,23 +113,7 @@ static inline void __udelay(unsigned lon 0x80000000ULL) >> 32); #endif @@ -156,8 +150,3 @@ index b0bccd2..00d7969 100644 } #define __udelay_val cpu_data[raw_smp_processor_id()].udelay_val --- -1.6.0.4 - - - |