module uut (clk, rst, out, counter); input clk, rst; output reg [7:0] out; output reg [4:0] counter; reg [7:0] memory [0:19]; always @(posedge clk) begin counter <= rst || counter == 19 ? 0 : counter+1; memory[counter] <= counter; out <= memory[counter]; end endmodule
aboutsummaryrefslogtreecommitdiffstats
path: root/tests/verilog/unnamed_block.ys
blob: 0f209a089aff7ec9de1a5964e16c209441e618ec (plain) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28