#!/bin/bash set -ev ../../yosys -b 'verilog -noattr' -o mem_simple_4x1_synth.v -p 'proc; opt; memory -nomap; techmap -map mem_simple_4x1_map.v;; techmap; opt; abc;; stat' mem_simple_4x1_uut.v iverilog -o mem_simple_4x1_gold_tb mem_simple_4x1_tb.v mem_simple_4x1_uut.v iverilog -o mem_simple_4x1_gate_tb mem_simple_4x1_tb.v mem_simple_4x1_synth.v mem_simple_4x1_cells.v ./mem_simple_4x1_gold_tb > mem_simple_4x1_gold_tb.out ./mem_simple_4x1_gate_tb > mem_simple_4x1_gate_tb.out diff -u mem_simple_4x1_gold_tb.out mem_simple_4x1_gate_tb.out rm -f mem_simple_4x1_synth.v mem_simple_4x1_tb.vcd rm -f mem_simple_4x1_{gold,gate}_tb{,.out} : OK png' alt='cgit logo'/> index : cloud-email/mitmproxy
clone of mitm proxyJames
aboutsummaryrefslogtreecommitdiffstats
path: root/examples/flowfilter.py
blob: 34d97275b81c686513f22582232c54e4dea49314 (plain) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21