/* This is a Multi line comment example */ module addbit ( a, b, ci, sum, co); // Input Ports Single line comment input a; input b; input ci; // Output ports output sum; output co; // Data Types wire a; wire b; wire ci; wire sum; wire co; endmodule Git repository'/>
aboutsummaryrefslogtreecommitdiffstats
path: root/3rdparty/python-console/data/test.py
blob: 18390c0d3658cd762897791815dcfcc583afde13 (plain) 
1
2