/* This is a Multi line comment example */ module addbit ( a, b, ci, sum, co); // Input Ports Single line comment input a; input b; input ci; // Output ports output sum; output co; // Data Types wire a; wire b; wire ci; wire sum; wire co; endmodule s-git' href='ssh://git@git.panaceas.org/git/iCE40/ghdl' title='iCE40/ghdl Git repository'/>
aboutsummaryrefslogtreecommitdiffstats
path: root/testsuite/gna/bug051/tb1.vhdl
blob: ef52164eebe30ee2e2df923e9f34967d010ac3df (plain) 
1
2
3
4
5
6
7
8