module reg_combo_example( a, b, y); input a, b; output y; reg y; wire a, b; always @ ( a or b) begin y = a & b; end endmodule tp://git.panaceas.org/cgit/xen/xen/atom/xen/include/asm-x86/processor.h?h=staging-4.1' type='application/atom+xml'/>
![]() |
index : xen/xen | |
| xen | James |
| aboutsummaryrefslogtreecommitdiffstats |