module reg_combo_example( a, b, y);
input a, b;
output y;
reg y;
wire a, b;
always @ ( a or b)
begin
y = a & b;
end
endmodule
rnate' title='Atom feed' href='http://git.panaceas.org/cgit/iCE40/abc/atom/src/proof/cec/cecClass.c?h=yosys-experimental' type='application/atom+xml'/>
