//----------------------------------------------------- // Design Name : cam // File Name : cam.v // Function : CAM // Coder : Deepak Kumar Tala //----------------------------------------------------- module cam ( clk , // Cam clock cam_enable , // Cam enable cam_data_in , // Cam data to match cam_hit_out , // Cam match has happened cam_addr_out // Cam output address ); parameter ADDR_WIDTH = 8; parameter DEPTH = 1 << ADDR_WIDTH; //------------Input Ports-------------- input clk; input cam_enable; input [DEPTH-1:0] cam_data_in; //----------Output Ports-------------- output cam_hit_out; output [ADDR_WIDTH-1:0] cam_addr_out; //------------Internal Variables-------- reg [ADDR_WIDTH-1:0] cam_addr_out; reg cam_hit_out; reg [ADDR_WIDTH-1:0] cam_addr_combo; reg cam_hit_combo; reg found_match; integer i; //-------------Code Starts Here------- always @(cam_data_in) begin cam_addr_combo = {ADDR_WIDTH{1'b0}}; found_match = 1'b0; cam_hit_combo = 1'b0; for (i=0; ilogtreecommitdiffstats
path: root/xen/include/asm-powerpc/config.h
blob: 02702b1489d10d1b10cb36fffad94544180f1ae3 (plain) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85