// This file exists to map purely-synchronous flops to ABC9 flops, while // mapping flops with asynchronous-set/clear as boxes, this is because ABC9 // doesn't support asynchronous-set/clear flops in sequential synthesis. module dffepc ( output Q, input D, input CLK, input EN, input CLR, input PRE ); parameter INIT = 1'b0; parameter _TECHMAP_CONSTMSK_CLR_ = 1'b0; parameter _TECHMAP_CONSTMSK_PRE_ = 1'b0; parameter _TECHMAP_CONSTVAL_CLR_ = 1'b0; parameter _TECHMAP_CONSTVAL_PRE_ = 1'b0; if (_TECHMAP_CONSTMSK_CLR_ != 1'b0 && _TECHMAP_CONSTMSK_PRE_ != 1'b0 && _TECHMAP_CONSTVAL_CLR_ == 1'b0 && _TECHMAP_CONSTVAL_PRE_ == 1'b0) $__PP3_DFFEPC_SYNCONLY _TECHMAP_REPLACE_ (.Q(Q), .D(D), .CLK(CLK), .EN(EN)); else wire _TECHMAP_FAIL_ = 1; endmodule cgit.png' alt='cgit logo'/> index : openwrt/upstream
upstream openwrtJames
aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/generic/patches-3.8/903-debloat_direct_io.patch
blob: 30d0238fdee207e8a9926dc5f688c5fbdac6981e (plain) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84