module counter (clk, rst, en, count); input clk, rst, en; output reg [1:0] count; always @(posedge clk) if (rst) count <= 2'd0; else if (en) count <= count + 2'd1; endmodule v1.2.3'/>
aboutsummaryrefslogtreecommitdiffstats
path: root/OpenKeychain/src/main/java/org/sufficientlysecure/keychain/operations/ConsolidateOperation.java
blob: 782cd68009b65033580b4b1c11f1553b84bf3072 (plain) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48