module uut(in1, in2, in3, out1, out2); input [8:0] in1, in2, in3; output [8:0] out1, out2; assign out1 = in1 + in2 + (in3 >> 4); endmodule />
aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/ixp4xx/Makefile
blob: 8eed9489f9c2beee38f017552d01763a282c0a17 (plain) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23