module example(input clk, a, b, c, output reg [1:0] y); always @(posedge clk) if (c) y <= c ? a + b : 2'd0; endmodule http://git.panaceas.org/cgit/xen/xen/atom/xen/include/asm-x86/hvm/trace.h?h=staging-4.1' type='application/atom+xml'/>
aboutsummaryrefslogtreecommitdiffstats
path: root/xen/include/asm-x86/hvm/trace.h
blob: a48605b3598d257de14bac404f4057e2e32cdf35 (plain) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44