In this directory contains an example for generating a spice output using two different spice modes, normal analog transient simulation and event-driven digital simulation as supported by ngspice xspice sub-module. Each test bench can be run separately by either running: - testbench.sh, to start analog simulation or - testbench_digital.sh for mixed-signal digital simulation. The later case also includes pure verilog simulation using the iverilog and gtkwave for comparison. iCE40/nextpnr' title='iCE40/nextpnr Git repository'/>
aboutsummaryrefslogtreecommitdiffstats
path: root/common/kernel/property.h
blob: 2ff085ec1ae3e1e3e2c5a35800e60f291d9a334e (plain) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132