index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
tests
/
svinterfaces
/
svinterface_at_top_ref.v
Commit message (
Collapse
)
Author
Age
Files
Lines
*
Support for SystemVerilog interfaces as a port in the top level module + ↵
Ruben Undheim
2018-10-20
1
-0
/
+120
test case
