iCE40/yosys - [no description]

	Commit message (Collapse)	Author	Age	Files	Lines
*	Allow $size and $bits in verilog mode, actually check test case	Clifford Wolf	2017-09-29	2	-0/+34
\|
*	Added yet another resource sharing test case	Clifford Wolf	2014-07-20	2	-0/+49
\|
*	now ignore init attributes on non-register wires in sat command	Clifford Wolf	2014-07-05	2	-0/+19
\|
*	Added read_verilog -sv options, added support for bit, logic,	Clifford Wolf	2014-06-12	2	-2/+2
\| \| \| \|	allways_ff, always_comb, and always_latch
*	Added test cases for expose -evert-dff	Clifford Wolf	2014-02-08	2	-0/+48
\|
*	Added splice command	Clifford Wolf	2014-02-07	2	-0/+28
\|
*	Added counters sat test case	Clifford Wolf	2014-02-06	2	-0/+45
\|
*	Added test cases for sat command	Clifford Wolf	2014-02-04	6	-0/+126