aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/intel/max10/cells_sim.v
Commit message (Collapse)AuthorAgeFilesLines
* Clean whitespace and permissions in techlibs/intelLarry Doolittle2017-10-051-14/+14
|
* Adding Cyclone IV (E, GX), Arria 10, Cyclone V and LPM functions (ALTPLL and ↵dh732017-10-011-0/+292
M9K); M9K is not finished yet. Achronix Speedster also in this commit. Both Arria10 and Speedster-i are still experimental due complexity, but you can experiment around those devices right now