aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/ice40/cells_sim.v
Commit message (Expand)AuthorAgeFilesLines
...
* iCE40 DFF sim models: init Q regs to 0Clifford Wolf2015-07-201-20/+43
* Avoid tristate warning for blackbox ice40/cells_sim.vClifford Wolf2015-07-181-0/+2
* Fixed trailing whitespacesClifford Wolf2015-07-021-2/+2
* Added iCE40 PLL cellsClifford Wolf2015-05-311-0/+168
* improved ice40 SB_IO sim modelClifford Wolf2015-05-231-16/+9
* Added ice40 SB_IO sim modelClifford Wolf2015-05-231-1/+46
* improved iCE40 SB_RAM40_4K simulation modelClifford Wolf2015-04-251-59/+83
* More iCE40 bram improvementsClifford Wolf2015-04-251-41/+61
* iCE40 bram tests and fixesClifford Wolf2015-04-241-8/+31
* iCE40: Added SB_RAM40_4K{,NR,NW,NRNW}* modelsClifford Wolf2015-04-191-13/+289
* Changed ice40 ICESTORM_CARRYCONST port nameClifford Wolf2015-04-161-2/+2
* improved ice40 dff cell mappingClifford Wolf2015-04-161-4/+4
* more cells in ice40 cell libraryClifford Wolf2015-04-141-8/+289
* Added very first version of "synth_ice40"Clifford Wolf2015-03-051-0/+12