| Commit message (Collapse) | Author | Age | Files | Lines | ||
|---|---|---|---|---|---|---|
| ... | ||||||
| * | | | | Merge remote-tracking branch 'origin/master' into xaig_dff | Eddie Hung | 2019-11-25 | 1 | -0/+41 | |
| |\ \ \ \ | | |/ / | |/| | | ||||||
| | * | | | clkbufmap: Add support for inverters in clock path. | Marcin Kościelnicki | 2019-11-25 | 1 | -0/+41 | |
| | | | | | ||||||
| * | | | | abc9 to contain time call | Eddie Hung | 2019-11-25 | 1 | -1/+1 | |
| | | | | | ||||||
| * | | | | abc9 to no longer to clock partitioning, operate on whole modules only | Eddie Hung | 2019-11-25 | 1 | -139/+32 | |
| | | | | | ||||||
| * | | | | clkpart to analyse async flops too | Eddie Hung | 2019-11-25 | 1 | -0/+8 | |
| | | | | | ||||||
| * | | | | Merge remote-tracking branch 'origin/eddie/clkpart' into xaig_dff | Eddie Hung | 2019-11-23 | 1 | -2/+3 | |
| |\ \ \ \ | ||||||
| | * | | | | More oopsies | Eddie Hung | 2019-11-23 | 1 | -2/+3 | |
| | | | | | | ||||||
| * | | | | | Conditioning abc9 on POs not accurate due to cells | Eddie Hung | 2019-11-23 | 1 | -15/+6 | |
| | | | | | | ||||||
| * | | | | | Merge remote-tracking branch 'origin/eddie/clkpart' into xaig_dff | Eddie Hung | 2019-11-23 | 1 | -13/+27 | |
| |\| | | | | ||||||
| | * | | | | Print ".en=" only if there is an enable signal | Eddie Hung | 2019-11-23 | 1 | -1/+1 | |
| | | | | | | ||||||
| | * | | | | Escape IdStrings | Eddie Hung | 2019-11-23 | 1 | -3/+2 | |
| | | | | | | ||||||
| | * | | | | More sane naming of submod | Eddie Hung | 2019-11-23 | 1 | -2/+2 | |
| | | | | | | ||||||
| | * | | | | Add -set_attr option, -unpart to take attr name | Eddie Hung | 2019-11-23 | 1 | -10/+25 | |
| | | | | | | ||||||
| * | | | | | Merge remote-tracking branch 'origin/eddie/clkpart' into xaig_dff | Eddie Hung | 2019-11-23 | 1 | -18/+34 | |
| |\| | | | | ||||||
| | * | | | | Do not use log_signal() for empty SigSpec to prevent "{ }" | Eddie Hung | 2019-11-22 | 1 | -2/+4 | |
| | | | | | | ||||||
| | * | | | | Call submod once, more meaningful submod names, ignore largest domain | Eddie Hung | 2019-11-22 | 1 | -18/+32 | |
| | | | | | | ||||||
| * | | | | | Merge remote-tracking branch 'origin/eddie/clkpart' into xaig_dff | Eddie Hung | 2019-11-22 | 3 | -1/+1 | |
| |\| | | | | ||||||
| | * | | | | Move clkpart into passes/hierarchy | Eddie Hung | 2019-11-22 | 3 | -1/+1 | |
| | | | | | | ||||||
| * | | | | | Merge remote-tracking branch 'origin/eddie/submod_po' into xaig_dff | Eddie Hung | 2019-11-22 | 1 | -48/+39 | |
| |\ \ \ \ \ | | |_|/ / | |/| | | | ||||||
| | * | | | | submod to bitty rather bussy, for bussy wires used as input and output | Eddie Hung | 2019-11-22 | 1 | -48/+39 | |
| | | | | | | ||||||
| * | | | | | Merge remote-tracking branch 'origin/eddie/submod_po' into xaig_dff | Eddie Hung | 2019-11-22 | 1 | -2/+10 | |
| |\| | | | | ||||||
| | * | | | | Constant driven signals are also an input to submodules | Eddie Hung | 2019-11-22 | 1 | -2/+10 | |
| | | | | | | ||||||
| * | | | | | Merge remote-tracking branch 'origin/eddie/submod_po' into xaig_dff | Eddie Hung | 2019-11-22 | 1 | -1/+0 | |
| |\| | | | | ||||||
| | * | | | | Oops | Eddie Hung | 2019-11-22 | 1 | -1/+0 | |
| | | | | | | ||||||
| * | | | | | Merge remote-tracking branch 'origin/eddie/clkpart' into xaig_dff | Eddie Hung | 2019-11-22 | 1 | -8/+9 | |
| |\ \ \ \ \ | | |/ / / | |/| | | | ||||||
| | * | | | | Only action if there is more than one clock domain | Eddie Hung | 2019-11-22 | 1 | -7/+8 | |
| | | | | | | ||||||
| | * | | | | Replace TODO | Eddie Hung | 2019-11-22 | 1 | -1/+1 | |
| | | | | | | ||||||
| * | | | | | Merge remote-tracking branch 'origin/eddie/submod_po' into xaig_dff | Eddie Hung | 2019-11-22 | 1 | -1/+19 | |
| |\ \ \ \ \ | | |/ / / | |/| | | | ||||||
| | * | | | | sigmap(wire) should inherit port_output status of POs | Eddie Hung | 2019-11-22 | 1 | -1/+19 | |
| | | |/ / | |/| | | ||||||
| * | | | | Merge branch 'eddie/clkpart' into xaig_dff | Eddie Hung | 2019-11-22 | 2 | -1/+2 | |
| |\ \ \ \ | | |/ / | |/| | | ||||||
| | * | | | Brackets | Eddie Hung | 2019-11-22 | 1 | -1/+1 | |
| | | | | | ||||||
| | * | | | Entry in Makefile.inc | Eddie Hung | 2019-11-22 | 1 | -0/+1 | |
| | | | | | ||||||
| * | | | | Merge branch 'eddie/clkpart' into xaig_dff | Eddie Hung | 2019-11-22 | 5 | -4/+430 | |
| |\| | | | ||||||
| | * | | | New 'clkpart' to {,un}partition design according to clock/enable | Eddie Hung | 2019-11-22 | 1 | -0/+268 | |
| | |/ / | ||||||
| | * | | Add "opt_mem" pass | Clifford Wolf | 2019-11-22 | 3 | -0/+146 | |
| | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
| | * | | proc_dlatch: Add error handling for incorrect always_(ff|latch|comb) usage | David Shah | 2019-11-21 | 1 | -4/+16 | |
| | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
| * | | | When expanding upwards, do not capture $__ABC9_{FF,ASYNC}_ | Eddie Hung | 2019-11-21 | 1 | -1/+1 | |
| | | | | | | | | | | | | | Since they should be captured downwards from the owning flop | |||||
| * | | | endomain -> ctrldomain | Eddie Hung | 2019-11-20 | 1 | -3/+3 | |
| | | | | ||||||
| * | | | Merge remote-tracking branch 'origin/master' into xaig_dff | Eddie Hung | 2019-11-19 | 14 | -182/+449 | |
| |\| | | ||||||
| | * | | Fix #1462, #1480. | Marcin Kościelnicki | 2019-11-19 | 2 | -9/+11 | |
| | |/ | ||||||
| | * | Fix #1496. | Marcin Kościelnicki | 2019-11-18 | 1 | -4/+8 | |
| | | | ||||||
| | * | Merge pull request #1492 from YosysHQ/dave/wreduce-fix-arst | Clifford Wolf | 2019-11-17 | 1 | -4/+10 | |
| | |\ | | | | | | | wreduce: Don't trim zeros or sext when not matching ARST_VALUE | |||||
| | | * | wreduce: Don't trim zeros or sext when not matching ARST_VALUE | David Shah | 2019-11-14 | 1 | -4/+10 | |
| | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
| | * | | Merge pull request #1490 from YosysHQ/clifford/autoname | Clifford Wolf | 2019-11-14 | 2 | -0/+135 | |
| | |\ \ | | |/ | |/| | Add "autoname" pass and use it in "synth_ice40" | |||||
| | | * | Add "autoname" pass and use it in "synth_ice40" | Clifford Wolf | 2019-11-13 | 2 | -0/+135 | |
| | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
| | * | | Merge pull request #1488 from whitequark/flowmap-fixes | whitequark | 2019-11-13 | 1 | -2/+3 | |
| | |\ \ | | |/ | |/| | flowmap: fix a few crashes | |||||
| | | * | flowmap: when doing mincut, ensure source is always in X, not X̅. | whitequark | 2019-11-12 | 1 | -1/+2 | |
| | | | | | | | | | | | | | Fixes #1475. | |||||
| | | * | flowmap: don't break if that creates a k+2 (and larger) LUT either. | whitequark | 2019-11-11 | 1 | -1/+1 | |
| | | | | | | | | | | | | | Fixes #1405. | |||||
| | * | | Update fsm_detect bugfix | Clifford Wolf | 2019-11-12 | 1 | -3/+4 | |
| | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
| | * | | Bugfix in fsm_detect | Clifford Wolf | 2019-11-12 | 1 | -6/+9 | |
| | |/ | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
 |
index : iCE40/yosys | |
| clone of https://github.com/YosysHQ/yosys |
| aboutsummaryrefslogtreecommitdiffstats |