iCE40/yosys - [no description]

	Commit message (Collapse)	Author	Age	Files	Lines
*	proc: Add -nomux switch	Peder Bergebakken Sundt	2020-08-20	1	-1/+10
\| \| \| \|	running proc -nomux will ommit the proc_mux pass
*	Merge pull request #2344 from YosysHQ/mwk/opt_share-fixes	clairexen	2020-08-20	1	-223/+138
\|\ \| \| \| \|	opt_share: Refactor, fix some bugs.
\| *	opt_share: Refactor, fix some bugs.	Marcelina Kościelnicka	2020-08-17	1	-223/+138
\| \| \| \| \| \| \| \| \| \| \| \|	Fixes #2334. Fixes #2335. Fixes #2336.
* \|	Merge pull request #2337 from YosysHQ/mwk/clean-keep-wire	clairexen	2020-08-20	1	-4/+9
\|\ \ \| \| \| \| \| \|	opt_clean: Fix module keep rules.
\| * \|	opt_clean: Fix module keep rules.	Marcelina Kościelnicka	2020-08-09	1	-4/+9
\| \|/ \| \| \| \| \| \| \| \| \| \|	- wires with keep attribute now force a module to be kept - presence of $memwr and $meminit cells no longer forces a module to be kept
* \|	Merge pull request #2333 from YosysHQ/mwk/peepopt-shiftmul-signed	clairexen	2020-08-20	1	-5/+1
\|\ \ \| \| \| \| \| \|	peeopt.shiftmul: Add a signedness check.
\| * \|	peeopt.shiftmul: Add a signedness check.	Marcelina Kościelnicka	2020-08-05	1	-5/+1
\| \| \| \| \| \| \| \| \| \| \| \|	Fixes #2332.
* \| \|	Merge pull request #2328 from YosysHQ/mwk/opt_dff-cleanup	clairexen	2020-08-20	8	-1468/+0
\|\ \ \ \| \| \| \| \| \| \| \|	Remove passes redundant with opt_dff
\| * \| \|	Remove now-redundant dff2dffe pass.	Marcelina Kościelnicka	2020-08-07	2	-415/+0
\| \| \| \|
\| * \| \|	Remove now-redundant dff2dffs pass.	Marcelina Kościelnicka	2020-08-07	2	-166/+0
\| \| \| \|
\| * \| \|	peepopt: Remove now-redundant dffmux pattern.	Marcelina Kościelnicka	2020-08-07	3	-175/+0
\| \| \| \|
\| * \| \|	Remove now-redundant opt_rmdff pass.	Marcelina Kościelnicka	2020-08-07	2	-712/+0
\| \| \|/ \| \|/\|
* \| \|	Merge pull request #2327 from YosysHQ/mwk/techmap-constmap-fix	clairexen	2020-08-20	1	-1/+22
\|\ \ \ \| \| \| \| \| \| \| \|	techmap.CONSTMAP: Handle outputs before inputs.
\| * \| \|	techmap.CONSTMAP: Handle outputs before inputs.	Marcelina Kościelnicka	2020-08-05	1	-1/+22
\| \| \|/ \| \|/\| \| \| \| \| \| \|	Fixes #2321.
* \| \|	Merge pull request #2326 from YosysHQ/mwk/peeopt-muldiv-sign	clairexen	2020-08-20	1	-1/+4
\|\ \ \ \| \| \| \| \| \| \| \|	peepopt.muldiv: Add a signedness check.
\| * \| \|	peepopt.muldiv: Add a signedness check.	Marcelina Kościelnicka	2020-08-04	1	-1/+4
\| \|/ / \| \| \| \| \| \| \| \| \|	Fixes #2318.
* \| \|	Merge pull request #2319 from YosysHQ/mwk/techmap-celltype-pattern	clairexen	2020-08-20	1	-4/+32
\|\ \ \ \| \| \| \| \| \| \| \|	techmap: Add support for [] wildcards in techmap_celltype.
\| * \| \|	techmap: Add support for [] wildcards in techmap_celltype.	Marcelina Kościelnicka	2020-08-02	1	-4/+32
\| \|/ / \| \| \| \| \| \| \| \| \|	Fixes #1826.
* \| /	Ensure \A_SIGNED is never used with $shiftx	Xiretza	2020-08-18	1	-0/+4
\| \|/ \|/\| \| \| \| \| \| \|	It has no effect on the output ($shiftx doesn't perform any sign extension whatsoever), so an attempt to use it should be caught early.
* \|	Replace opt_rmdff with opt_dff.	Marcelina Kościelnicka	2020-08-07	2	-9/+17
\|/
*	Add dffunmap pass.	Marcelina Kościelnicka	2020-07-31	2	-0/+108
\| \| \| \| \|	To be used with backends that cannot deal with fancy FF types (like blif or smt).
*	opt_expr: Remove -clkinv option, make it the default.	Marcelina Kościelnicka	2020-07-31	2	-14/+14
\| \| \| \| \|	Adds -noclkinv option just in case the old behavior was actually useful to someone.
*	synth_ice40: Use opt_dff.	Marcelina Kościelnicka	2020-07-30	2	-247/+86
\| \| \| \| \| \| \| \| \|	The main part is converting ice40_dsp to recognize the new FF types created in opt_dff instead of trying to recognize the mux patterns on its own. The fsm call has been moved upwards because the passes cannot deal with $dffe/$sdff*, and other optimizations don't help it much anyway.
*	synth_xilinx: Use opt_dff.	Marcelina Kościelnicka	2020-07-30	5	-861/+200
\| \| \| \| \| \| \| \| \|	The main part is converting xilinx_dsp to recognize the new FF types created in opt_dff instead of trying to recognize the patterns on its own. The fsm call has been moved upwards because the passes cannot deal with $dffe/$sdff*, and other optimizations don't help it much anyway.
*	async2sync: Support all FF types.	Marcelina Kościelnicka	2020-07-30	2	-145/+162
\|
*	Add opt_dff pass.	Marcelina Kościelnicka	2020-07-30	2	-0/+876
\|
*	opt_expr: Fix handling of $_XNOR_ cells with A = B.	Marcelina Kościelnicka	2020-07-29	1	-1/+1
\| \| \| \|	Fixes #2311.
*	equiv_induct: Fix up assumption for $equiv cells in -undef mode.	Marcelina Kościelnicka	2020-07-27	1	-1/+3
\| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \|	Before this fix, equiv_induct only assumed that one of the following is true: - defined value of A is equal to defined value of B - A is undefined This lets through valuations where A is defined, B is undefined, and the defined (meaningless) value of B happens to match the defined value of A. Instead, tighten this up to OR of the following: - defined value of A is equal to defined value of B, and B is not undefined - A is undefined
*	async2sync: Refactor to use FfInitVals.	Marcelina Kościelnicka	2020-07-24	1	-53/+11
\|
*	memory_dff: Refactor to use FfInitVals.	Marcelina Kościelnicka	2020-07-24	1	-12/+5
\|
*	proc_dlatch: Refactor to use FfInitVals.	Marcelina Kościelnicka	2020-07-24	1	-28/+8
\|
*	pmux2shift: Refactor to use FfInitVals.	Marcelina Kościelnicka	2020-07-24	1	-15/+4
\|
*	wreduce: Refactor to use FfInitVals.	Marcelina Kościelnicka	2020-07-24	1	-37/+7
\|
*	techmap: Refactor to use FfInitVals.	Marcelina Kościelnicka	2020-07-24	1	-41/+4
\|
*	shregmap: Refactor to use FfInitVals.	Marcelina Kościelnicka	2020-07-24	1	-39/+10
\|
*	abc: Refactor to use FfInitVals.	Marcelina Kościelnicka	2020-07-24	1	-25/+6
\|
*	dffinit: Refactor to use FfInitVals.	Marcelina Kościelnicka	2020-07-24	1	-41/+7
\|
*	zinit: Refactor to use FfInitVals.	Marcelina Kościelnicka	2020-07-24	1	-43/+11
\|
*	dfflegalize: Refactor to use FfInitVals.	Marcelina Kościelnicka	2020-07-24	1	-80/+25
\|
*	clk2fflogic: Support all FF types.	Marcelina Kościelnicka	2020-07-24	1	-200/+122
\|
*	memory_dff: recognize more dff cells	Marcelina Kościelnicka	2020-07-23	1	-11/+112
\|
*	techmap: Add _TECHMAP_CELLNAME_ special parameter.	Marcelina Kościelnicka	2020-07-21	1	-0/+6
\| \| \| \| \| \| \|	This parameter will resolve to the name of the cell being mapped. The first user of this parameter will be synth_intel_alm's Quartus output, which requires a unique (and preferably descriptive) name passed as a cell parameter for the memory cells.
*	qbfsat: Add `-solver-option` option.	Alberto Gonzalez	2020-07-20	2	-1/+15
\|
*	opt_merge: Dedup one more use of FF cell type list.	Marcelina Kościelnicka	2020-07-15	1	-3/+1
\|
*	proc_dlatch: Remove init values for combinatorial processes.	Marcelina Kościelnicka	2020-07-12	1	-0/+33
\| \| \| \|	Fixes #2258.
*	dfflegalize: Gather init values from all wires.	Marcelina Kościelnicka	2020-07-12	1	-1/+1
\| \| \| \|	Skipping non-selected wires is unsound in an obvious way.
*	dfflibmap: Refactor to use dfflegalize internally.	Marcelina Kościelnicka	2020-07-09	1	-211/+78
\|
*	clkbufmap: improve input pad handling.	Marcelina Kościelnicka	2020-07-09	1	-17/+39
\| \| \| \| \| \|	- allow inserting only the input pad cell - do not insert the usual buffer if the input pad already acts as a buffer
*	clk2fflogic: Consistently treat async control signals as negative hold.	Marcelina Kościelnicka	2020-07-09	1	-57/+51
\| \| \| \| \| \| \|	This fixes some dfflegalize equivalence checks, and breaks others — and I strongly suspect the others are due to bad support for multiple async inputs in `proc` (in particular, lack of proper support for dlatchsr and sketchy circuits on dffsr control inputs).
*	dfflegalize: Add special support for const-D latches.	Marcelina Kościelnicka	2020-07-09	1	-0/+18
\| \| \| \| \| \|	Those can be created by `opt_dff` when optimizing `$adff` with const clock, or with D == Q. Make dfflegalize do the opposite transform when such dlatches would be otherwise unimplementable.