Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Renamed SIZE() to GetSize() because of name collision on Win32 | Clifford Wolf | 2014-10-10 | 1 | -5/+5 |
| | |||||
* | namespace Yosys | Clifford Wolf | 2014-09-27 | 1 | -2/+10 |
| | |||||
* | Fixed techmap_wrap for techmap_celltype | Clifford Wolf | 2014-09-14 | 1 | -9/+16 |
| | |||||
* | Added techmap_wrap attribute | Clifford Wolf | 2014-09-14 | 1 | -5/+28 |
| | |||||
* | Added 'techmap_maccmap' techmap attribute | Clifford Wolf | 2014-09-07 | 1 | -19/+53 |
| | |||||
* | Added "techmap -autoproc" | Clifford Wolf | 2014-09-01 | 1 | -2/+18 |
| | |||||
* | Only call proc_share_dirname() in techmap when necessary | Clifford Wolf | 2014-08-23 | 1 | -2/+1 |
| | |||||
* | Changed frontend-api from FILE to std::istream | Clifford Wolf | 2014-08-23 | 1 | -7/+6 |
| | |||||
* | Renamed toposort.h to utils.h | Clifford Wolf | 2014-08-17 | 1 | -1/+1 |
| | |||||
* | More idstring sort_by_* helpers and fixed tpl ordering in techmap | Clifford Wolf | 2014-08-15 | 1 | -3/+3 |
| | |||||
* | document "techmap -map %<design-name>" | Clifford Wolf | 2014-08-15 | 1 | -0/+3 |
| | |||||
* | Implemented recursive techmap | Clifford Wolf | 2014-08-03 | 1 | -16/+62 |
| | |||||
* | Implemented simplemap support for "techmap -extern" | Clifford Wolf | 2014-08-02 | 1 | -5/+40 |
| | |||||
* | Bugfix in "techmap -extern" | Clifford Wolf | 2014-08-02 | 1 | -0/+1 |
| | |||||
* | No implicit conversion from IdString to anything else | Clifford Wolf | 2014-08-02 | 1 | -1/+1 |
| | |||||
* | More bugfixes related to new RTLIL::IdString | Clifford Wolf | 2014-08-02 | 1 | -3/+5 |
| | |||||
* | More cleanups related to RTLIL::IdString usage | Clifford Wolf | 2014-08-02 | 1 | -18/+18 |
| | |||||
* | Replaced sha1 implementation | Clifford Wolf | 2014-08-01 | 1 | -6/+1 |
| | |||||
* | Moved some stuff to kernel/yosys.{h,cc}, using Yosys:: namespace | Clifford Wolf | 2014-07-31 | 1 | -1/+1 |
| | |||||
* | Renamed "stdcells.v" to "techmap.v" | Clifford Wolf | 2014-07-31 | 1 | -2/+2 |
| | |||||
* | Added "techmap -assert" | Clifford Wolf | 2014-07-31 | 1 | -13/+42 |
| | |||||
* | Added techmap CONSTMAP feature | Clifford Wolf | 2014-07-30 | 1 | -10/+119 |
| | |||||
* | Added "techmap -map %{design-name}" | Clifford Wolf | 2014-07-29 | 1 | -7/+16 |
| | |||||
* | Using log_assert() instead of assert() | Clifford Wolf | 2014-07-28 | 1 | -4/+3 |
| | |||||
* | Added techmap -extern | Clifford Wolf | 2014-07-27 | 1 | -16/+64 |
| | |||||
* | Added topological sorting to techmap | Clifford Wolf | 2014-07-27 | 1 | -20/+52 |
| | |||||
* | Using new obj iterator API in a few places | Clifford Wolf | 2014-07-27 | 1 | -10/+10 |
| | |||||
* | Refactoring: Renamed RTLIL::Design::modules to modules_ | Clifford Wolf | 2014-07-27 | 1 | -11/+11 |
| | |||||
* | Refactoring: Renamed RTLIL::Module::cells to cells_ | Clifford Wolf | 2014-07-27 | 1 | -5/+5 |
| | |||||
* | Refactoring: Renamed RTLIL::Module::wires to wires_ | Clifford Wolf | 2014-07-27 | 1 | -8/+8 |
| | |||||
* | Changed more code to the new RTLIL::Wire constructors | Clifford Wolf | 2014-07-26 | 1 | -6/+4 |
| | |||||
* | Manual fixes for new cell connections API | Clifford Wolf | 2014-07-26 | 1 | -1/+1 |
| | |||||
* | Changed users of cell->connections_ to the new API (sed command) | Clifford Wolf | 2014-07-26 | 1 | -9/+9 |
| | | | | | | | | | git grep -l 'connections_' | xargs sed -i -r -e ' s/(->|\.)connections_\["([^"]*)"\] = (.*);/\1set("\2", \3);/g; s/(->|\.)connections_\["([^"]*)"\]/\1get("\2")/g; s/(->|\.)connections_.at\("([^"]*)"\)/\1get("\2")/g; s/(->|\.)connections_.push_back/\1connect/g; s/(->|\.)connections_/\1connections()/g;' | ||||
* | Renamed RTLIL::{Module,Cell}::connections to connections_ | Clifford Wolf | 2014-07-26 | 1 | -9/+9 |
| | |||||
* | Added copy-constructor-like module->addCell(name, other) method | Clifford Wolf | 2014-07-26 | 1 | -8/+4 |
| | |||||
* | Use only module->addCell() and module->remove() to create and delete cells | Clifford Wolf | 2014-07-25 | 1 | -16/+21 |
| | |||||
* | Fixed all users of SigSpec::chunks_rw() and removed it | Clifford Wolf | 2014-07-23 | 1 | -8/+9 |
| | |||||
* | SigSpec refactoring: change RTLIL::SigSpec::chunks() to be read-only, ↵ | Clifford Wolf | 2014-07-22 | 1 | -1/+1 |
| | | | | created interim RTLIL::SigSpec::chunks_rw() | ||||
* | SigSpec refactoring: using the accessor functions everywhere | Clifford Wolf | 2014-07-22 | 1 | -9/+9 |
| | |||||
* | SigSpec refactoring: renamed chunks and width to __chunks and __width | Clifford Wolf | 2014-07-22 | 1 | -9/+9 |
| | |||||
* | Added call_on_selection() and call_on_module() API | Clifford Wolf | 2014-07-20 | 1 | -9/+1 |
| | |||||
* | Added support for "blackbox" attribute to flatten/techmap | Clifford Wolf | 2014-07-17 | 1 | -1/+4 |
| | |||||
* | be more verbose when techmap yielded processes | Johann Glaser | 2014-05-26 | 1 | -1/+5 |
| | |||||
* | Merged OSX fixes from Siesh1oo with some modifications | Clifford Wolf | 2014-03-13 | 1 | -0/+1 |
| | |||||
* | - kernel/register.h, kernel/driver.cc: refactor ↵ | Siesh1oo | 2014-03-12 | 1 | -1/+2 |
| | | | | | | | rewrite_yosys_exe()/get_share_file_name() to portable proc_self_dirname()/proc_share_dirname(). This refactoring improves robustness and allows OSX support with only 7 new lines of code, and easy extension for other systems. - passes/abc/abc.cc, passes/cmds/show.cc, passes/techmap/techmap.cc: use new, refactored semantics. | ||||
* | Added techmap -max_iter option | Clifford Wolf | 2014-03-06 | 1 | -0/+10 |
| | |||||
* | Added _TECHMAP_REPLACE_ feature to techmap | Clifford Wolf | 2014-02-20 | 1 | -4/+21 |
| | |||||
* | Added techmap support for _TECHMAP_CONNMAP_*_ | Clifford Wolf | 2014-02-18 | 1 | -0/+39 |
| | |||||
* | Better preserve wires when flattening (in comparison to techmap) | Clifford Wolf | 2014-02-17 | 1 | -12/+12 |
| | |||||
* | Added some additional checks to techmap | Clifford Wolf | 2014-02-16 | 1 | -0/+14 |
| |