aboutsummaryrefslogtreecommitdiffstats
path: root/passes/memory/memory_bram.cc
Commit message (Collapse)AuthorAgeFilesLines
* CleanupEddie Hung2019-12-171-11/+7
|
* Enforce non-existenceEddie Hung2019-12-161-0/+4
|
* Update docEddie Hung2019-12-161-4/+6
|
* More sloppiness, thanks @dh73 for spottingEddie Hung2019-12-161-4/+4
|
* OopsEddie Hung2019-12-161-4/+1
|
* Implement 'attributes' grammarEddie Hung2019-12-161-80/+88
|
* Fixing compiler warning/issues. Moving test script to the correct placeDiego H2019-12-161-8/+8
|
* Merging attribute rules into a single match block; Adding testsDiego H2019-12-151-68/+80
|
* Refactoring memory attribute matching based on IEEE 1364.1 and Tool specificDiego H2019-12-131-0/+77
|
* Error out if enable > dbitsEddie Hung2019-07-131-0/+4
|
* memory_bram: Fix multiport make_transpDavid Shah2019-04-071-1/+2
| | | | Signed-off-by: David Shah <dave@ds0.me>
* memory_bram: Consider read enable for address expansion registerDavid Shah2019-04-021-0/+2
| | | | Signed-off-by: David Shah <dave@ds0.me>
* memory_bram: Reset make_transp when growing read portsDavid Shah2019-03-271-0/+1
| | | | Signed-off-by: David Shah <dave@ds0.me>
* memory_bram: Fix multiclock make_transpDavid Shah2019-03-241-9/+16
| | | | Signed-off-by: David Shah <dave@ds0.me>
* memory_bram: Fix initdata bit order after shufflingGraham Edgecombe2018-12-111-0/+17
| | | | | | | | | | | | | In some cases the memory_bram pass shuffles the order of the bits in a memory's RD_DATA port. Although the order of the bits in the WR_DATA and WR_EN ports is changed to match the RD_DATA port, the order of the bits in the initialization data is not. This causes reads of initialized memories to return invalid data (until the initialization data is overwritten). This commit fixes the bug by shuffling the initdata bits in exactly the same order as the RD_DATA/WR_DATA/WR_EN bits.
* memory_bram: Reset make_outreg when growing read portsDavid Shah2018-10-191-0/+1
| | | | Signed-off-by: David Shah <dave@ds0.me>
* Consistent use of 'override' for virtual methods in derived classes.Henner Zeller2018-07-201-2/+2
| | | | | | | | | o Not all derived methods were marked 'override', but it is a great feature of C++11 that we should make use of. o While at it: touched header files got a -*- c++ -*- for emacs to provide support for that language. o use YS_OVERRIDE for all override keywords (though we should probably use the plain keyword going forward now that C++11 is established)
* Fixed handling of transparent bram rd ports on ROMsClifford Wolf2016-08-271-0/+3
|
* Don't sign-extend memory bram initialization dataClifford Wolf2016-05-151-1/+1
|
* Added "yosys -D" featureClifford Wolf2016-04-211-1/+1
|
* Import more std:: stuff into Yosys namespaceClifford Wolf2015-10-251-5/+5
|
* Bugfix in bram read-enable codeClifford Wolf2015-09-251-2/+5
|
* Added read-enable to memory modelClifford Wolf2015-09-251-6/+14
|
* Fixed memory_bram for ROMs in BRAMs with write-enable inputsClifford Wolf2015-09-241-1/+1
|
* Spell check (by Larry Doolittle)Clifford Wolf2015-08-141-5/+5
|
* Fixed trailing whitespacesClifford Wolf2015-07-021-2/+2
|
* Added memory_bram "make_outreg" featureClifford Wolf2015-04-091-2/+25
|
* Added support for "file names with blanks"Clifford Wolf2015-04-081-3/+1
|
* Added support for initialized bramsClifford Wolf2015-04-061-8/+35
|
* Added $meminit support to "memory" commandClifford Wolf2015-02-141-0/+5
|
* Fixed typos found by lintianRuben Undheim2015-02-011-2/+2
|
* Refactoring of memory_bram and xilinx bramsClifford Wolf2015-01-181-204/+407
|
* memory_bram hotfix for memories with width 1Clifford Wolf2015-01-061-3/+3
|
* removed old debug codeClifford Wolf2015-01-061-1/+0
|
* Towards Xilinx bram supportClifford Wolf2015-01-061-1/+0
|
* Towards Xilinx bram supportClifford Wolf2015-01-061-1/+1
|
* Towards Xilinx bram supportClifford Wolf2015-01-051-0/+3
|
* Towards Xilinx bram supportClifford Wolf2015-01-041-3/+4
|
* Added memory_bram "shuffle_enable" featureClifford Wolf2015-01-041-1/+113
|
* Removed left over debug code from memory_bramClifford Wolf2015-01-041-2/+2
|
* Added memory_bram 'or_next_if_better' featureClifford Wolf2015-01-031-42/+156
|
* memory_bram transp supportClifford Wolf2015-01-031-4/+22
|
* Progress in memory_bramClifford Wolf2015-01-031-11/+5
|
* Added proper clkpol support to memory_bramClifford Wolf2015-01-021-4/+32
|
* Progress in memory_bramClifford Wolf2015-01-021-3/+6
|
* Progress in memory_bramClifford Wolf2015-01-021-1/+10
|
* Progress in memory_bramClifford Wolf2015-01-011-22/+207
|
* Progress in memory_bramClifford Wolf2015-01-011-37/+145
|
* Progress in memory_bramClifford Wolf2014-12-311-7/+115
|
* Added memory_bram (not functional yet)Clifford Wolf2014-12-311-0/+285