iCE40/yosys - [no description]

	Commit message (Expand)	Author	Age	Files	Lines
...
*	Use /proc/self/exe on Cygwin as well.	Yury Gribov	2016-08-08	1	-1/+1
*	Added SatGen support for $anyconst	Clifford Wolf	2016-07-27	1	-0/+22
*	Removed $predict support from SatGen	Clifford Wolf	2016-07-27	1	-9/+0
*	Added $anyconst and $aconst	Clifford Wolf	2016-07-27	2	-0/+8
*	Added "read_verilog -dump_rtlil"	Clifford Wolf	2016-07-27	2	-0/+8
*	Renamed AbstractCellEdgesDatabase::add_cell() to add_edges_from_cell()	Clifford Wolf	2016-07-25	2	-2/+2
*	Improvements in CellEdgesDatabase	Clifford Wolf	2016-07-24	2	-13/+134
*	Added CellEdgesDatabase API	Clifford Wolf	2016-07-24	2	-0/+151
*	Added satgen initstate support	Clifford Wolf	2016-07-22	1	-0/+27
*	Added $initstate cell type and vlog function	Clifford Wolf	2016-07-21	3	-3/+10
*	After reading the SV spec, using non-standard predict() instead of expect()	Clifford Wolf	2016-07-21	3	-4/+4
*	Added basic support for $expect cells	Clifford Wolf	2016-07-13	4	-8/+29
*	A few modifications after pull request comments	Ruben Undheim	2016-06-18	2	-3/+2
*	Added support for SystemVerilog packages with localparam definitions	Ruben Undheim	2016-06-18	2	-0/+4
*	Added $sop SAT model	Clifford Wolf	2016-06-17	1	-0/+82
*	Improved support for $sop cells	Clifford Wolf	2016-06-17	2	-4/+16
*	Added $sop cell type and "abc -sop"	Clifford Wolf	2016-06-17	2	-1/+36
*	Added missing "#define HASHLIB_H"	Clifford Wolf	2016-05-14	1	-0/+1
*	Include <cmath> in yosys.h	Clifford Wolf	2016-05-08	1	-0/+1
*	Fixes for MXE build	Clifford Wolf	2016-05-07	2	-8/+8
*	Added "yosys -D ALL"	Clifford Wolf	2016-04-24	3	-6/+22
*	Added "yosys -D" feature	Clifford Wolf	2016-04-21	4	-9/+36
*	Minor hashlib bugfix	Clifford Wolf	2016-04-16	1	-1/+1
*	Hashlib indenting fix	Clifford Wolf	2016-04-05	1	-2/+2
*	Added ScriptPass helper class for script-like passes	Clifford Wolf	2016-03-31	3	-3/+79
*	Added log_dump() support for dict<> and pool<> containers	Clifford Wolf	2016-03-31	1	-0/+26
*	We have 2016 for a while now	Clifford Wolf	2016-03-30	1	-1/+1
*	Added .vhd file extension support	Clifford Wolf	2016-03-30	1	-0/+2
*	Merge pull request #137 from ravenexp/master	Clifford Wolf	2016-03-28	1	-0/+5
\|\
\| *	Embed DATDIR make variable value into yosys binary.	Sergey Kvachonok	2016-03-26	1	-0/+5
* \|	fix a cut-n-paste error in the -h help	Sebastian Kuzminsky	2016-03-26	1	-2/+2
\|/
*	Use easyer-to-read unoptimized ceil_log2()	Clifford Wolf	2016-02-15	1	-18/+5
*	Fixed more visual studio warnings	Clifford Wolf	2016-02-14	1	-5/+3
*	Fixed some visual studio warnings	Clifford Wolf	2016-02-13	3	-4/+4
*	Added "int ceil_log2(int)" function	Clifford Wolf	2016-02-13	2	-0/+26
*	Added addBufGate module method	Clifford Wolf	2016-02-02	2	-0/+3
*	SigMap performance improvement	Clifford Wolf	2016-02-01	1	-1/+7
*	hashlib mfp<> performance improvements	Clifford Wolf	2016-02-01	1	-2/+7
*	Added reserve() method to haslib classes and	Clifford Wolf	2016-01-31	1	-2/+6
*	rtlil: Improve performance of SigSpec::extract(SigSpec, SigSpec*)	Rick Altherr	2016-01-31	1	-2/+31
*	rtlil: speed up SigSpec::sort_and_unify()	Rick Altherr	2016-01-31	1	-1/+11
*	rtlil: improve performance of SigSpec::replace(SigSpec, SigSpec, SigSpec*)	Rick Altherr	2016-01-31	1	-6/+14
*	rtlil: improve performance of SigSpec::remove2(SigSpec, SigSpec*)	Rick Altherr	2016-01-31	1	-2/+29
*	Meaningless coding style change	Clifford Wolf	2016-01-31	1	-1/+0
*	rtlil: rewrite remove2() to avoid copying	Rick Altherr	2016-01-30	1	-45/+18
*	rtlil: duplicate remove2() for std::set<>	Rick Altherr	2016-01-29	2	-0/+41
*	rtlil: change IdString comparison operators to take references instead of copies	Rick Altherr	2016-01-29	1	-3/+3
*	Added default values for hashlib at() methods	Clifford Wolf	2015-12-02	1	-0/+18
*	Re-added SigMap::allbits()	Clifford Wolf	2015-11-30	2	-0/+14
*	Removed dangling ';' in rtlil.h	Clifford Wolf	2015-11-26	1	-2/+2