aboutsummaryrefslogtreecommitdiffstats
path: root/frontends/aiger
Commit message (Collapse)AuthorAgeFilesLines
...
* | Add commentEddie Hung2019-02-191-1/+2
| |
* | Get rid of boost dep, fix the FIXMEs for Win32?Eddie Hung2019-02-191-14/+14
| |
* | In read_xaiger, do not construct ConstEval for every LUTEddie Hung2019-02-161-1/+1
| |
* | read_aiger to ignore output = input of same wire; also create new output for ↵Eddie Hung2019-02-161-2/+16
| | | | | | | | different wire
* | read_aiger to disable log_debugEddie Hung2019-02-161-1/+2
| |
* | read_xaiger() to use f.read() not readsome()Eddie Hung2019-02-161-1/+2
| |
* | read_aiger() to cope with constant outputs, mixed wideports, do cleaningEddie Hung2019-02-161-8/+130
| |
* | read_aiger with more asserts, and call cleanEddie Hung2019-02-151-4/+11
| |
* | Leave FIXME for cleanEddie Hung2019-02-131-3/+3
| |
* | Use module->addLut()Eddie Hung2019-02-131-5/+1
| |
* | Use ConstEval to compute LUT masksEddie Hung2019-02-132-63/+69
| |
* | Merge remote-tracking branch 'origin/read_aiger' into xaigEddie Hung2019-02-131-10/+3
|\|
| * Merge branch 'read_aiger' of github.com:eddiehung/yosys into read_aigerEddie Hung2019-02-121-3/+1
| |\
| | * Do not break for constraintsEddie Hung2019-02-111-1/+0
| | |
| | * No increment line_count for binary ANDsEddie Hung2019-02-111-1/+1
| | |
| | * Do not ignore newline after AND in binary AIGEddie Hung2019-02-111-1/+0
| | |
| * | Use module->add{Not,And}Gate() functionsEddie Hung2019-02-121-8/+2
| |/
* | Add support for read_aiger -wideportsEddie Hung2019-02-122-6/+15
| |
* | Add support for read_aiger -mapEddie Hung2019-02-122-4/+82
| |
* | Parse 'm' in xaigerEddie Hung2019-02-121-20/+57
| |
* | Add read_xaigerEddie Hung2019-02-112-27/+108
|/
* addDff -> addDffGate as per @daveshah1Eddie Hung2019-02-081-1/+1
|
* Fix tabulationEddie Hung2019-02-081-28/+28
|
* -module_name arg to go before -clk_nameEddie Hung2019-02-081-7/+7
|
* Allow module name to be determined by argument tooEddie Hung2019-02-082-14/+44
|
* Refactor into AigerReader classEddie Hung2019-02-082-79/+92
|
* Parse binary AIG filesEddie Hung2019-02-081-49/+164
|
* Refactor to parse_aiger_header()Eddie Hung2019-02-081-26/+32
|
* Add commentEddie Hung2019-02-081-0/+1
|
* Handle reset logic in latchesEddie Hung2019-02-081-2/+17
|
* Change literal vars from int to unsignedEddie Hung2019-02-081-1/+1
|
* Create clk outside of latch loopEddie Hung2019-02-081-7/+9
|
* Handle latch symbols tooEddie Hung2019-02-081-3/+1
|
* Remove return after log_errorEddie Hung2019-02-081-27/+9
|
* Add support for symbol tablesEddie Hung2019-02-081-1/+49
|
* Stub for binary AIGEREddie Hung2019-02-081-3/+8
|
* RefactorEddie Hung2019-02-061-1/+8
|
* WIPEddie Hung2019-02-063-0/+247