| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | More progress on Firrtl backend. | Adam Izraelevitz | 2017-02-13 | 3 | -27/+181 |
| | | | | | | Chisel -> Firrtl -> Verilog -> Firrtl -> Verilog is successful for a simple rocket-chip design. | ||||
| * | Bugfix: include assign to write-mask | Adam Izraelevitz | 2016-11-18 | 1 | -0/+1 |
| | | |||||
| * | More progress in FIRRTL back-end | Clifford Wolf | 2016-11-18 | 3 | -4/+121 |
| | | |||||
| * | Progress in FIRRTL back-end | Clifford Wolf | 2016-11-18 | 4 | -5/+55 |
| | | |||||
| * | Added first draft of FIRRTL back-end | Clifford Wolf | 2016-11-17 | 2 | -0/+353 |
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |