Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Use State::S{0,1} | Eddie Hung | 2019-08-06 | 1 | -2/+2 |
| | |||||
* | Add $_NMUX_, add "abc -g cmos", add proper cmos cell costs | Clifford Wolf | 2019-08-06 | 1 | -1/+7 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Improve BTOR2 handling of undriven wires | Clifford Wolf | 2019-06-26 | 1 | -3/+27 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Add proper error message for btor recursion_guard | Clifford Wolf | 2019-05-24 | 1 | -1/+7 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Change "ne" to "neq" in btor2 output | Clifford Wolf | 2019-04-19 | 1 | -1/+1 |
| | | | | | | | we need to do this because they changed the parser: https://github.com/Boolector/btor2tools/commit/e97fc9cedabadeec4f621de22096e514f862c690 Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Add support for memory initialization to write_btor | Clifford Wolf | 2019-03-23 | 1 | -0/+53 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Fix BTOR output tags syntax in writye_btor | Clifford Wolf | 2019-03-23 | 1 | -2/+1 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Minor style fixes | Clifford Wolf | 2018-12-18 | 1 | -1/+1 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Add btor ops for $mul, $div, $mod and $concat | makaimann | 2018-12-17 | 1 | -2/+38 |
| | |||||
* | Fix btor init value handling | Clifford Wolf | 2018-12-08 | 1 | -9/+13 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Consistent use of 'override' for virtual methods in derived classes. | Henner Zeller | 2018-07-20 | 1 | -2/+2 |
| | | | | | | | | | o Not all derived methods were marked 'override', but it is a great feature of C++11 that we should make use of. o While at it: touched header files got a -*- c++ -*- for emacs to provide support for that language. o use YS_OVERRIDE for all override keywords (though we should probably use the plain keyword going forward now that C++11 is established) | ||||
* | Add "no driver for signal bit" error msg to btor back-end | Clifford Wolf | 2017-12-24 | 1 | -0/+2 |
| | |||||
* | Simple fix BTOR memory encoding | Clifford Wolf | 2017-12-17 | 1 | -2/+2 |
| | |||||
* | Improve BTOR memory encoding | Clifford Wolf | 2017-12-17 | 1 | -2/+16 |
| | |||||
* | Add array support to btor back-end | Clifford Wolf | 2017-12-15 | 1 | -6/+169 |
| | |||||
* | Add $anyconst/$anyseq support to btor back-end | Clifford Wolf | 2017-12-15 | 1 | -13/+51 |
| | |||||
* | Add "write_btor -s" mode | Clifford Wolf | 2017-12-13 | 1 | -6/+50 |
| | |||||
* | Add state initval handling to btor back-end | Clifford Wolf | 2017-12-12 | 1 | -0/+25 |
| | |||||
* | Add btor back-end support for 'x' constants | Clifford Wolf | 2017-12-12 | 1 | -1/+54 |
| | |||||
* | Add btor $shift/$shiftx support | Clifford Wolf | 2017-12-11 | 1 | -5/+35 |
| | |||||
* | Fix btor back-end shift handling | Clifford Wolf | 2017-12-10 | 1 | -4/+6 |
| | |||||
* | Add support for $pmux in btor back-end | Clifford Wolf | 2017-12-10 | 1 | -0/+23 |
| | |||||
* | Add support for more cell types to btor back-end | Clifford Wolf | 2017-12-10 | 1 | -6/+215 |
| | |||||
* | Fix btor concat | Clifford Wolf | 2017-12-09 | 1 | -1/+1 |
| | |||||
* | Bugfixes in new BTOR back-end | Clifford Wolf | 2017-11-24 | 1 | -2/+3 |
| | |||||
* | Progress in new BTOR back-end | Clifford Wolf | 2017-11-23 | 1 | -36/+97 |
| | |||||
* | Progress in new BTOR back-end | Clifford Wolf | 2017-11-23 | 1 | -3/+95 |
| | |||||
* | Progress in new BTOR back-end | Clifford Wolf | 2017-11-23 | 1 | -14/+72 |
| | |||||
* | Progress with new BTOR backend | Clifford Wolf | 2017-11-23 | 1 | -8/+109 |
| | |||||
* | Add skeleton for new BTOR back-end | Clifford Wolf | 2017-11-23 | 1 | -0/+213 |
| | |||||
* | Remove old BTOR back-end | Clifford Wolf | 2017-11-23 | 1 | -1111/+0 |
| | |||||
* | Added "yosys -D" feature | Clifford Wolf | 2016-04-21 | 1 | -1/+1 |
| | |||||
* | Added "int ceil_log2(int)" function | Clifford Wolf | 2016-02-13 | 1 | -8/+8 |
| | |||||
* | Spell check (by Larry Doolittle) | Clifford Wolf | 2015-08-14 | 1 | -2/+2 |
| | |||||
* | Remove some very strange whitespace in btor.cc (by Larry Doolittle) | Clifford Wolf | 2015-08-05 | 1 | -7/+7 |
| | |||||
* | Fixed trailing whitespaces | Clifford Wolf | 2015-07-02 | 1 | -82/+82 |
| | |||||
* | Fixed cstr_buf for std::string with small string optimization | Clifford Wolf | 2015-06-11 | 1 | -1/+1 |
| | |||||
* | separated memory next from write cell | Ahmed Irfan | 2015-04-03 | 1 | -7/+55 |
| | |||||
* | Added ENABLE_NDEBUG makefile options | Clifford Wolf | 2015-01-24 | 1 | -2/+2 |
| | |||||
* | namespace Yosys | Clifford Wolf | 2014-09-27 | 1 | -0/+4 |
| | |||||
* | Merge branch 'master' of https://github.com/cliffordwolf/yosys into btor | Ahmed Irfan | 2014-09-22 | 1 | -197/+197 |
|\ | | | | | | | | | | | | | | | | | added case for memwr cell that is used in muxes (same cell is used more than one time) corrected bug for xnor and logic_not added pmux cell translation Conflicts: backends/btor/btor.cc | ||||
| * | Using std::vector<RTLIL::State> instead of RTLIL::Const for ↵ | Clifford Wolf | 2014-09-01 | 1 | -1/+2 |
| | | | | | | | | RTLIL::SigChunk::data | ||||
| * | Changed backend-api from FILE to std::ostream | Clifford Wolf | 2014-08-23 | 1 | -65/+65 |
| | | |||||
| * | No implicit conversion from IdString to anything else | Clifford Wolf | 2014-08-02 | 1 | -1/+1 |
| | | |||||
| * | More cleanups related to RTLIL::IdString usage | Clifford Wolf | 2014-08-02 | 1 | -11/+11 |
| | | |||||
| * | Renamed port access function on RTLIL::Cell, added param access functions | Clifford Wolf | 2014-07-31 | 1 | -34/+34 |
| | | |||||
| * | Added $shift and $shiftx cell types (needed for correct part select behavior) | Clifford Wolf | 2014-07-29 | 1 | -1/+3 |
| | | |||||
| * | Using log_assert() instead of assert() | Clifford Wolf | 2014-07-28 | 1 | -1/+1 |
| | | |||||
| * | Refactoring: Renamed RTLIL::Design::modules to modules_ | Clifford Wolf | 2014-07-27 | 1 | -2/+2 |
| | | |||||
| * | Refactoring: Renamed RTLIL::Module::cells to cells_ | Clifford Wolf | 2014-07-27 | 1 | -3/+3 |
| | |