aboutsummaryrefslogtreecommitdiffstats
path: root/backends/btor/btor.cc
Commit message (Collapse)AuthorAgeFilesLines
* Added ENABLE_NDEBUG makefile optionsClifford Wolf2015-01-241-2/+2
|
* namespace YosysClifford Wolf2014-09-271-0/+4
|
* Merge branch 'master' of https://github.com/cliffordwolf/yosys into btorAhmed Irfan2014-09-221-197/+197
|\ | | | | | | | | | | | | | | | | added case for memwr cell that is used in muxes (same cell is used more than one time) corrected bug for xnor and logic_not added pmux cell translation Conflicts: backends/btor/btor.cc
| * Using std::vector<RTLIL::State> instead of RTLIL::Const for ↵Clifford Wolf2014-09-011-1/+2
| | | | | | | | RTLIL::SigChunk::data
| * Changed backend-api from FILE to std::ostreamClifford Wolf2014-08-231-65/+65
| |
| * No implicit conversion from IdString to anything elseClifford Wolf2014-08-021-1/+1
| |
| * More cleanups related to RTLIL::IdString usageClifford Wolf2014-08-021-11/+11
| |
| * Renamed port access function on RTLIL::Cell, added param access functionsClifford Wolf2014-07-311-34/+34
| |
| * Added $shift and $shiftx cell types (needed for correct part select behavior)Clifford Wolf2014-07-291-1/+3
| |
| * Using log_assert() instead of assert()Clifford Wolf2014-07-281-1/+1
| |
| * Refactoring: Renamed RTLIL::Design::modules to modules_Clifford Wolf2014-07-271-2/+2
| |
| * Refactoring: Renamed RTLIL::Module::cells to cells_Clifford Wolf2014-07-271-3/+3
| |
| * Refactoring: Renamed RTLIL::Module::wires to wires_Clifford Wolf2014-07-271-2/+2
| |
| * More RTLIL::Cell API usage cleanupsClifford Wolf2014-07-261-34/+34
| |
| * Manual fixes for new cell connections APIClifford Wolf2014-07-261-4/+4
| |
| * Changed users of cell->connections_ to the new API (sed command)Clifford Wolf2014-07-261-34/+34
| | | | | | | | | | | | | | | | | | git grep -l 'connections_' | xargs sed -i -r -e ' s/(->|\.)connections_\["([^"]*)"\] = (.*);/\1set("\2", \3);/g; s/(->|\.)connections_\["([^"]*)"\]/\1get("\2")/g; s/(->|\.)connections_.at\("([^"]*)"\)/\1get("\2")/g; s/(->|\.)connections_.push_back/\1connect/g; s/(->|\.)connections_/\1connections()/g;'
| * Renamed RTLIL::{Module,Cell}::connections to connections_Clifford Wolf2014-07-261-34/+34
| |
| * Various RTLIL::SigSpec related code cleanupsClifford Wolf2014-07-251-21/+21
| |
| * SigSpec refactoring: change RTLIL::SigSpec::chunks() to be read-only, ↵Clifford Wolf2014-07-221-2/+2
| | | | | | | | created interim RTLIL::SigSpec::chunks_rw()
| * SigSpec refactoring: using the accessor functions everywhereClifford Wolf2014-07-221-40/+40
| |
| * SigSpec refactoring: renamed chunks and width to __chunks and __widthClifford Wolf2014-07-221-40/+40
| |
| * Use log_abort() and log_assert() in BTOR backendClifford Wolf2014-03-071-18/+17
| |
* | fixed memory next issue, when same memory is written in different case statementahmedirfan19832014-09-181-8/+27
| | | | | | | | fixed reduce_xnor, logic_not bug translation bug
* | added $pmux cell translationAhmed Irfan2014-09-021-2/+38
|/
* register output correctedAhmed Irfan2014-02-111-1/+1
|
* added concat and slice cell translationAhmed Irfan2014-02-111-32/+55
|
* Fixed gcc compiler warnings with release buildClifford Wolf2014-02-061-1/+1
|
* Added BTOR backend README fileClifford Wolf2014-02-051-1/+1
|
* Added TRANSPARENT parameter to $memrd (and RD_TRANSPARENT to $mem)Clifford Wolf2014-02-031-0/+4
|
* root bug correctedAhmed Irfan2014-01-251-1/+5
|
* removed regex includeAhmed Irfan2014-01-241-1/+0
|
* merged clifford changes + removed regexAhmed Irfan2014-01-241-26/+52
|
* slice bug correctedAhmed Irfan2014-01-201-1/+1
|
* assert featureAhmed Irfan2014-01-201-9/+40
|
* verilog default options pullAhmed Irfan2014-01-171-28/+97
| | | | shift operator width issues
* slice error correctedAhmed Irfan2014-01-161-5/+5
|
* width issuesAhmed Irfan2014-01-151-64/+87
| | | | dff cell for more than one registers
* BTOR backendAhmed Irfan2014-01-141-274/+328
|
* btorAhmed Irfan2014-01-031-0/+771
generated by cgit v1.2.3 (git 2.25.1) at 2025-03-22 10:44:30 +0000