Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | write_xaiger: inherit port ordering from original module | Eddie Hung | 2019-12-27 | 1 | -5/+16 |
| | |||||
* | Revert "Merge pull request #1598 from YosysHQ/revert-1588-eddie/xaiger_cleanup" | Eddie Hung | 2019-12-27 | 1 | -19/+27 |
| | | | | | This reverts commit 92654f73ea92ee9e390c8ab50d8cb51c47a7ffa9, reversing changes made to 3e14ff16676884a1f65cf0eeb0ca9cb1958b8804. | ||||
* | Merge branch 'master' of github.com:YosysHQ/yosys | Eddie Hung | 2019-12-27 | 1 | -27/+19 |
|\ | |||||
| * | Revert "write_xaiger: only instantiate each whitebox cell type once" | David Shah | 2019-12-27 | 1 | -27/+19 |
| | | |||||
* | | write_xaiger: simplify c{i,o}_bits | Eddie Hung | 2019-12-27 | 1 | -12/+6 |
|/ | |||||
* | write_xaiger: only instantiate each whitebox cell type once | Eddie Hung | 2019-12-20 | 1 | -19/+27 |
| | |||||
* | Revert "Optimise write_xaiger" | Eddie Hung | 2019-12-20 | 1 | -24/+21 |
| | |||||
* | Stray newline | Eddie Hung | 2019-12-06 | 1 | -1/+0 |
| | |||||
* | write_xaiger to inst each cell type once, do not call techmap/aigmap | Eddie Hung | 2019-12-06 | 1 | -21/+25 |
| | |||||
* | Revert "Fold loop" | Eddie Hung | 2019-11-27 | 1 | -3/+6 |
| | | | | This reverts commit a30d5e1cc35791a98b2269c5e587c566fe8b0a35. | ||||
* | latch -> box | Eddie Hung | 2019-11-26 | 1 | -1/+1 |
| | |||||
* | Fold loop | Eddie Hung | 2019-11-26 | 1 | -6/+3 |
| | |||||
* | Do not sigmap keep bits inside write_xaiger | Eddie Hung | 2019-11-26 | 1 | -1/+1 |
| | |||||
* | xaiger: do not promote output wires | Eddie Hung | 2019-11-26 | 1 | -5/+0 |
| | |||||
* | Fix write_aiger bug added in 524af21 | Clifford Wolf | 2019-11-04 | 1 | -0/+3 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Rename abc_* names/attributes to more precisely be abc9_* | Eddie Hung | 2019-10-04 | 1 | -9/+9 |
| | |||||
* | Merge pull request #1359 from YosysHQ/xc7dsp | Eddie Hung | 2019-09-29 | 1 | -8/+8 |
|\ | | | | | DSP inference for Xilinx (improved for ice40, initial support for ecp5) | ||||
| * | "abc_padding" attr for blackbox outputs that were padded, remove them later | Eddie Hung | 2019-09-23 | 1 | -1/+6 |
| | | |||||
| * | Force $inout.out ports to begin with '$' to indicate internal | Eddie Hung | 2019-09-23 | 1 | -1/+1 |
| | | |||||
| * | When two boxes connect to each other, need not be a (* keep *) | Eddie Hung | 2019-09-19 | 1 | -6/+1 |
| | | |||||
* | | Add aiger and protobuf backends binary support | Miodrag Milanovic | 2019-09-28 | 1 | -1/+1 |
| | | |||||
* | | Support binary files for backends, fixes #1407 | Miodrag Milanovic | 2019-09-28 | 1 | -1/+1 |
|/ | |||||
* | Add "write_aiger -L" | Clifford Wolf | 2019-09-18 | 1 | -5/+16 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Recognise built-in types (e.g. $_DFF_*) | Eddie Hung | 2019-08-30 | 1 | -3/+3 |
| | |||||
* | Revert "Revert "Fix omode which inserts an output if none exists (otherwise ↵ | Eddie Hung | 2019-08-28 | 1 | -7/+8 |
| | | | | | | abc9 breaks)"" This reverts commit 8f0c1232d7c511a6473f4581e4c27a90088cedb7. | ||||
* | Revert "Output "h" extension only if boxes" | Eddie Hung | 2019-08-28 | 1 | -32/+28 |
| | | | | This reverts commit 399ac760ff2bf4a7d438ed388820e7bfb511de6b. | ||||
* | Output "h" extension only if boxes | Eddie Hung | 2019-08-21 | 1 | -28/+32 |
| | |||||
* | Revert "Fix omode which inserts an output if none exists (otherwise abc9 ↵ | Eddie Hung | 2019-08-21 | 1 | -8/+7 |
| | | | | | | breaks)" This reverts commit 8182cb9d91555d5be52abbfeeb5d22af05342d8a. | ||||
* | Fix omode which inserts an output if none exists (otherwise abc9 breaks) | Eddie Hung | 2019-08-20 | 1 | -7/+8 |
| | |||||
* | Revert "Only xaig if GetSize(output_bits) > 0" | Eddie Hung | 2019-08-20 | 1 | -149/+147 |
| | | | | This reverts commit 7b646101e936cacd20938c20ddfbaa63ee268fb2. | ||||
* | Only xaig if GetSize(output_bits) > 0 | Eddie Hung | 2019-08-20 | 1 | -147/+149 |
| | |||||
* | Remove sequential extension | Eddie Hung | 2019-08-20 | 1 | -270/+29 |
| | |||||
* | Do not sigmap! | Eddie Hung | 2019-08-20 | 1 | -2/+2 |
| | |||||
* | Minor refactor | Eddie Hung | 2019-08-20 | 1 | -7/+6 |
| | |||||
* | Output i/o/h extensions even if no boxes or flops | Eddie Hung | 2019-08-19 | 1 | -65/+66 |
| | |||||
* | Add (* abc_arrival *) attribute | Eddie Hung | 2019-08-19 | 1 | -9/+66 |
| | |||||
* | Merge remote-tracking branch 'origin/master' into xaig_dff | Eddie Hung | 2019-08-19 | 1 | -1/+1 |
|\ | |||||
| * | Fix various NDEBUG compiler warnings, closes #1255 | Clifford Wolf | 2019-08-13 | 1 | -1/+1 |
| | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | | Use %d | Eddie Hung | 2019-08-19 | 1 | -1/+1 |
| | | |||||
* | | Merge branch 'eddie/abc9_refactor' into xaig_dff | Eddie Hung | 2019-08-16 | 1 | -62/+25 |
|\ \ | |||||
| * | | Compute abc_scc_break and move CI/CO outside of each abc9 | Eddie Hung | 2019-08-16 | 1 | -42/+0 |
| |/ | |||||
| * | Merge pull request #1258 from YosysHQ/eddie/cleanup | Clifford Wolf | 2019-08-10 | 1 | -5/+5 |
| |\ | | | | | | | Cleanup a few barnacles across codebase | ||||
| | * | RTLIL::S{0,1} -> State::S{0,1} | Eddie Hung | 2019-08-06 | 1 | -5/+5 |
| | | | |||||
| * | | Run "clean -purge" on holes_module in its own design | Eddie Hung | 2019-08-07 | 1 | -6/+11 |
| |/ | |||||
| * | Merge pull request #1238 from mmicko/vsbuild_fix | Clifford Wolf | 2019-08-02 | 1 | -1/+1 |
| |\ | | | | | | | Visual Studio build fix | ||||
| | * | Visual Studio build fix | Miodrag Milanovic | 2019-07-31 | 1 | -1/+1 |
| | | | |||||
| * | | Fix formatting for msys2 mingw build using GetSize | Miodrag Milanovic | 2019-08-01 | 1 | -6/+6 |
| |/ | |||||
* | | abc_flop to also get topologically sorted | Eddie Hung | 2019-07-10 | 1 | -11/+10 |
| | | |||||
* | | Fix clk_pol for FD*_1 | Eddie Hung | 2019-07-10 | 1 | -1/+0 |
| | | |||||
* | | Fix spacing | Eddie Hung | 2019-07-10 | 1 | -1/+1 |
| | |