aboutsummaryrefslogtreecommitdiffstats
path: root/Makefile
Commit message (Collapse)AuthorAgeFilesLines
* Update ABC to git rev 623b5e8Clifford Wolf2019-10-031-1/+1
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Bump versionClifford Wolf2019-10-031-1/+1
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Merge pull request #1406 from whitequark/connect_rpcwhitequark2019-09-301-0/+4
|\ | | | | rpc: new frontend
| * rpc: new frontend.whitequark2019-09-301-0/+1
| | | | | | | | | | | | | | | | | | | | | | | | | | A new pass, connect_rpc, allows any HDL frontend that can read/write JSON from/to stdin/stdout or an unix socket or a named pipe to participate in elaboration as a first class citizen, such that any other HDL supported by Yosys directly or indirectly can transparently instantiate modules handled by this frontend. Recognizing that many HDL frontends emit Verilog, it allows the RPC frontend to direct Yosys to process the result of instantiation via any built-in Yosys frontend. The resulting RTLIL is then hygienically integrated into the overall design.
| * libs: import json11.whitequark2019-09-301-0/+3
| | | | | | | | | | This commit imports the code from upstream commit dropbox/json11@8ccf1f0c5ecab6151a65f216e7eeccd8588e5457.
* | Bump versionClifford Wolf2019-09-301-1/+1
|/ | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Bump versionClifford Wolf2019-09-161-1/+1
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Bump versionClifford Wolf2019-09-101-1/+1
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Bump versionClifford Wolf2019-09-051-1/+1
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Use $(shell :; ...) in Makefile to force shellEmily2019-09-051-3/+3
| | | | | | | | | | | | | | | | Did you think that `$(shell command -v ...)` would actually get run by the shell? Foolish mortal; GNU Make is obviously far more wise than thee, as it optimizes it to a direct -- and hence broken (since `command` is a shell builtin) -- exec. This horrifying contortion ensures that an actual shell runs the command and fixes the behaviour. @Shizmob found the source of this misbehaviour; turns out gmake has a hard-coded, incomplete list of shell builtins: https://github.com/mirror/make/blob/715c787dc69bac37827a7d6ea6d40a86c55b5583/src/job.c#L2691 This contains `command`, but the whole function is full of horrible heuristic garbage so who knows. I'm so sorry.
* Replace `which` with `command -v` in Makefile tooEmily2019-09-041-3/+3
|
* Merge pull request #2 from YosysHQ/masterSergey2019-08-291-1/+1
|\ | | | | Pull from upstream
| * Bump YOSYS_VERClifford Wolf2019-08-291-1/+1
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Merge remote-tracking branch 'origin/clifford/async2synclatch' into ↵Eddie Hung2019-08-281-1/+11
|\| | | | | | | Sergey/tests_ice40
| * Add "make bumpversion"Clifford Wolf2019-08-271-0/+3
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * Merge tag 'yosys-0.9'Clifford Wolf2019-08-261-1/+1
| |\
| | * Yosys 0.9Clifford Wolf2019-08-261-1/+1
| | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| | * do not require boost if pyosys is not usedMiodrag Milanovic2019-08-221-0/+2
| | |
| | * Fix linking issue for new mxe and pthreadMiodrag Milanovic2019-08-021-1/+2
| | |
| | * Fix yosys linking for mxeMiodrag Milanovic2019-08-021-1/+1
| | |
| | * Fix formatting for msys2 mingw build using GetSizeMiodrag Milanovic2019-08-021-0/+2
| | |
| | * Merge pull request #1146 from gsomlo/gls-test-abc-extClifford Wolf2019-07-091-2/+8
| | | | | | | | | tests: use optional ABCEXTERNAL when specified
| | * Checkout yosys-0.9-rc branch of yosys-testsEddie Hung2019-07-021-1/+1
| | |
| * | do not require boost if pyosys is not usedMiodrag Milanovic2019-08-221-0/+2
| | |
| * | Merge branch 'master' into clifford/pmgenClifford Wolf2019-08-201-0/+1
| |\ \
| * \ \ Merge branch 'master' of github.com:YosysHQ/yosys into clifford/pmgenClifford Wolf2019-08-191-1/+2
| |\ \ \
| * | | | Improvements in pmgen for recursive patternsClifford Wolf2019-08-151-0/+5
| | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | | Revert "Add tests for ecp5"SergeyDegtyar2019-08-281-1/+0
| | | | | | | | | | | | | | | | | | | | This reverts commit 2270ead09fb4695442c66fe5c06445235f390f2b.
* | | | | Add tests for ecp5SergeyDegtyar2019-08-281-0/+1
| | | | |
* | | | | Revert "Add tests for ecp5 architecture."SergeyDegtyar2019-08-271-1/+0
| | | | | | | | | | | | | | | | | | | | This reverts commit 134d3fea909bae02f4f814e3d649658502b44b73.
* | | | | Add tests for ecp5 architecture.SergeyDegtyar2019-08-271-0/+1
| | | | |
* | | | | Add new tests for ice40 architectureSergeyDegtyar2019-08-201-0/+1
| |_|/ / |/| | |
* | | | proc_clean: fix order of switch insertion.whitequark2019-08-191-0/+1
| |/ / |/| | | | | | | | Fixes #1268.
* | | Merge remote-tracking branch 'origin/master' into clifford/testfastEddie Hung2019-08-181-0/+1
|\ \ \
| * \ \ Merge https://github.com/bogdanvuk/yosys into bogdanvuk/opt_shareEddie Hung2019-08-161-0/+1
| |\ \ \ | | |/ / | |/| |
| | * | Support various binary operators in opt_shareBogdan Vukobratovic2019-08-041-0/+1
| | | |
* | | | Speed up "make test" and related cleanupsClifford Wolf2019-08-171-1/+1
|/ / / | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | 'make clean' to not remove anything abcEddie Hung2019-08-071-1/+1
| | |
* | | Fix linking issue for new mxe and pthreadMiodrag Milanovic2019-08-011-1/+2
| | |
* | | Fix yosys linking for mxeMiodrag Milanovic2019-08-011-1/+1
| | |
* | | Fix formatting for msys2 mingw build using GetSizeMiodrag Milanovic2019-08-011-0/+2
| | |
* | | Merge pull request #1226 from YosysHQ/dave/gzipDavid Shah2019-07-271-0/+7
|\ \ \ | |/ / |/| | Add support for gzip'd input files
| * | Add support for reading gzip'd input filesDavid Shah2019-07-261-0/+7
| | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
* | | Bump abc to fix &mfs bugEddie Hung2019-07-251-1/+1
|/ /
* | Merge pull request #1098 from YosysHQ/xaigEddie Hung2019-06-281-1/+2
|\ \ | | | | | | "abc9" pass for timing-aware techmapping (experimental, FPGA only, no FFs)
| * | Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-06-271-0/+1
| |\|
| * | Revert MakefileEddie Hung2019-06-201-2/+2
| | |
| * | Fix gcc error, due to dict invalidation during recursionEddie Hung2019-06-201-2/+2
| | |
| * | Run simple_abc9 testsEddie Hung2019-06-201-0/+1
| | |
| * | Merge remote-tracking branch 'origin/master' into xc7muxEddie Hung2019-06-031-0/+4
| |\ \