| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Minor bugfix in FSM reset state detection | Clifford Wolf | 2016-07-12 | 1 | -2/+5 |
| | | |||||
| * | Yosys-smtbmc: Support for hierarchical VCD dumping | Clifford Wolf | 2016-07-11 | 2 | -23/+59 |
| | | |||||
| * | Moved smt2 yosys info parsing from smtbmc.py to smtio.py | Clifford Wolf | 2016-07-11 | 3 | -16/+56 |
| | | |||||
| * | Added "prep -auto-top" and "synth -auto-top" | Clifford Wolf | 2016-07-11 | 2 | -6/+23 |
| | | |||||
| * | Merge branch 'master' of github.com:cliffordwolf/yosys | Clifford Wolf | 2016-07-10 | 1 | -0/+26 |
| |\ | |||||
| | * | Merge pull request #189 from whitequark/master | Clifford Wolf | 2016-07-10 | 1 | -0/+26 |
| | |\ | | | | | | | greenpak4: add GP_COUNT{8,14}_ADV cells | ||||
| | | * | greenpak4: add GP_COUNT{8,14}_ADV cells. | whitequark | 2016-07-10 | 1 | -0/+26 |
| | |/ | |||||
| * / | Support for hierarchical designs in smt2 back-end | Clifford Wolf | 2016-07-10 | 2 | -24/+144 |
| |/ | |||||
| * | Further improved fsm_detect output, attempt to detect self-resetting circuits | Clifford Wolf | 2016-07-09 | 1 | -6/+68 |
| | | |||||
| * | Added printing of some warning messages to fsm_detect | Clifford Wolf | 2016-07-09 | 1 | -14/+61 |
| | | |||||
| * | Added warning about adding fsm_encoding attributes to wires to manual | Clifford Wolf | 2016-07-08 | 1 | -0/+4 |
| | | |||||
| * | Minor fixes in ice40_ff* passes for sloppy SB_DFF instantiations | Clifford Wolf | 2016-07-08 | 2 | -13/+24 |
| | | |||||
| * | Fixed mem assignment in left-hand-side concatenation | Clifford Wolf | 2016-07-08 | 2 | -0/+57 |
| | | |||||
| * | Merge branch 'eddiehung-vtr' | Clifford Wolf | 2016-07-08 | 1 | -9/+17 |
| |\ | |||||
| | * | Restored blif "-true - .." behavior, use "-true + .." for eddiehung-vtr behavior | Clifford Wolf | 2016-07-08 | 1 | -13/+15 |
| | | | |||||
| | * | In BLIF, a .names without entries already always outputs 0 | Clifford Wolf | 2016-07-08 | 1 | -11/+0 |
| | | | |||||
| | * | Undo eddiehung-vtr Makefile changes | Clifford Wolf | 2016-07-08 | 1 | -5/+1 |
| | | | |||||
| | * | Merge branch 'yosys-0.5-vtr' of https://github.com/eddiehung/yosys into ↵ | Clifford Wolf | 2016-07-08 | 2 | -3/+24 |
| |/| | | | | | | | eddiehung-vtr | ||||
| | * | Fix for all zero mask | eddiehung | 2015-05-03 | 2 | -1/+16 |
| | | | |||||
| | * | Escape '<' and '>' some more | eddiehung | 2015-05-03 | 1 | -1/+1 |
| | | | |||||
| | * | For vtr, escape angle brackets as well | eddiehung | 2015-04-28 | 1 | -1/+1 |
| | | | |||||
| | * | blifwriter: write out .names for true/false/undef type == '-' | eddiehung | 2015-04-28 | 1 | -0/+6 |
| | | | |||||
| * | | Fixed autotest.sh handling of `timescale | Clifford Wolf | 2016-07-02 | 1 | -14/+10 |
| | | | |||||
| * | | Merge branch 'assert-limit' | Clifford Wolf | 2016-07-01 | 1 | -9/+33 |
| |\ \ | |||||
| | * | | Replaced "select -assert-limit" with -assert-max and -assert-min | Clifford Wolf | 2016-07-01 | 1 | -42/+29 |
| | | | | |||||
| | * | | Added 'assert-limit' option for 'select' command | eshellko | 2016-07-01 | 1 | -5/+42 |
| |/ / | | | | | For resource limited designs such as FPGA it can be useful to specify limit of specific resources available on board. So user can check if he should change RTL as early as mapping done. | ||||
| * | | Improved ice40_ffinit error reporting | Clifford Wolf | 2016-06-30 | 1 | -1/+5 |
| | | | |||||
| * | | Merge pull request #181 from rubund/input_logic_allowed | Clifford Wolf | 2016-06-21 | 1 | -2/+2 |
| |\ \ | | | | | | | Allow defining input ports as "input logic" in SystemVerilog | ||||
| | * | | Allow defining input ports as "input logic" in SystemVerilog | Ruben Undheim | 2016-06-20 | 1 | -2/+2 |
| |/ / | |||||
| * | | Bugfix in "abc -script" handling | Clifford Wolf | 2016-06-19 | 1 | -53/+50 |
| | | | |||||
| * | | Merge branch 'sv_packages' of https://github.com/rubund/yosys | Clifford Wolf | 2016-06-19 | 7 | -1/+52 |
| |\ \ | |||||
| | * | | A few modifications after pull request comments | Ruben Undheim | 2016-06-18 | 3 | -5/+4 |
| | | | | | | | | | | | | | | | | - Renamed Design::packages to Design::verilog_packages - No need to include ast.h in rtlil.h | ||||
| | * | | Added support for SystemVerilog packages with localparam definitions | Ruben Undheim | 2016-06-18 | 7 | -1/+53 |
| | | | | |||||
| * | | | Added "deminout" | Clifford Wolf | 2016-06-19 | 3 | -0/+118 |
| | | | | |||||
| * | | | Added "read_blif -sop" | Clifford Wolf | 2016-06-18 | 1 | -5/+10 |
| | | | | |||||
| * | | | Added $sop support to BLIF back-end | Clifford Wolf | 2016-06-18 | 1 | -2/+29 |
| |/ / | |||||
| * | | Added "dc2" to default ABC scripts | Clifford Wolf | 2016-06-17 | 1 | -5/+5 |
| | | | |||||
| * | | Fixed init issue in mem2reg_test2 test case | Clifford Wolf | 2016-06-17 | 1 | -2/+6 |
| | | | |||||
| * | | Added "abc -I <num> -P <num>" | Clifford Wolf | 2016-06-17 | 1 | -8/+33 |
| | | | |||||
| * | | Added $sop SAT model | Clifford Wolf | 2016-06-17 | 1 | -0/+82 |
| | | | |||||
| * | | Improved support for $sop cells | Clifford Wolf | 2016-06-17 | 6 | -10/+89 |
| | | | |||||
| * | | Added $sop cell type and "abc -sop" | Clifford Wolf | 2016-06-17 | 7 | -31/+171 |
| | | | |||||
| * | | Updated ABC to hg rev b5df6e2b76f0 | Clifford Wolf | 2016-06-17 | 2 | -10/+10 |
| | | | |||||
| * | | Added "nlutmap -assert" | Clifford Wolf | 2016-06-09 | 2 | -3/+17 |
| | | | |||||
| * | | Do not run "wreduce" in "prep -ifx" | Clifford Wolf | 2016-06-08 | 1 | -2/+3 |
| | | | |||||
| * | | Added "proc_mux -ifx" | Clifford Wolf | 2016-06-06 | 3 | -21/+54 |
| | | | |||||
| * | | Added "setundef -init" | Clifford Wolf | 2016-06-03 | 1 | -5/+89 |
| | | | |||||
| * | | Fix all undef-muxes in dlatch input cone | Clifford Wolf | 2016-06-02 | 1 | -34/+72 |
| | | | |||||
| * | | Avoid creating undef-muxes when inferring latches in proc_dlatch | Clifford Wolf | 2016-06-01 | 1 | -0/+44 |
| | | | |||||
| * | | Added opt_expr support for div/mod by power-of-two | Clifford Wolf | 2016-05-29 | 2 | -0/+96 |
| | | | |||||
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |