Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | verific set db_infer_set_reset_registers | Miodrag Milanovic | 2021-10-04 | 1 | -0/+1 |
| | |||||
* | Bump version | github-actions[bot] | 2021-10-03 | 1 | -1/+1 |
| | |||||
* | Hook up $aldff support in various passes. | Marcelina Kościelnicka | 2021-10-02 | 9 | -11/+77 |
| | |||||
* | zinit: Refactor to use FfData. | Marcelina Kościelnicka | 2021-10-02 | 1 | -101/+38 |
| | |||||
* | kernel/ff: Refactor FfData to enable FFs with async load. | Marcelina Kościelnicka | 2021-10-02 | 10 | -325/+565 |
| | | | | | | | | | | - *_en is split into *_ce (clock enable) and *_aload (async load aka latch gate enable), so both can be present at once - has_d is removed - has_gclk is added (to have a clear marker for $ff) - d_is_const and val_d leftovers are removed - async2sync, clk2fflogic, opt_dff are updated to operate correctly on FFs with async load | ||||
* | Add $aldff and $aldffe: flip-flops with async load. | Marcelina Kościelnicka | 2021-10-02 | 9 | -2/+527 |
| | |||||
* | Specify minimum bison version 3.0+ | Zachary Snow | 2021-10-01 | 2 | -0/+4 |
| | | | | | | | | | Yosys works with bison 3.0 (or newer), but not bison 2.7 (the previous release). Ideally, we would require "3" rather than "3.0" to give a better error message, but bison 2.3, which still ships with macOS, does not support major-only version requirements. With this change, building with an outdated bison yields: `frontends/rtlil/rtlil_parser.y:25.10-14: require bison 3.0, but have 2.3`. | ||||
* | simplemap: refactor to use FfData. | Marcelina Kościelnicka | 2021-10-02 | 3 | -290/+26 |
| | |||||
* | Merge pull request #3017 from YosysHQ/claire/short_rtlil_x_const | Miodrag Milanović | 2021-09-28 | 1 | -9/+13 |
|\ | | | | | Add optimization to rtlil back-end for all-x parameter values | ||||
| * | Add optimization to rtlil back-end for all-x parameter values | Claire Xenia Wolf | 2021-09-27 | 1 | -9/+13 |
| | | | | | | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net> | ||||
* | | Bump version | github-actions[bot] | 2021-09-28 | 1 | -1/+1 |
| | | |||||
* | | Prepare for next release cycle | Miodrag Milanovic | 2021-09-27 | 2 | -3/+6 |
|/ | |||||
* | Bump version | github-actions[bot] | 2021-09-25 | 1 | -1/+1 |
| | |||||
* | Merge pull request #3014 from YosysHQ/claire/fix-vgtest | Claire Xen | 2021-09-24 | 41 | -79/+80 |
|\ | | | | | Fix "make vgtest" | ||||
| * | Fix TOK_ID memory leak in for_initialization | Zachary Snow | 2021-09-23 | 1 | -0/+1 |
| | | |||||
| * | Fix "make vgtest" so it runs to the end (but now it fails ;) | Claire Xenia Wolf | 2021-09-23 | 40 | -79/+79 |
| | | | | | | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net> | ||||
* | | Bump version | github-actions[bot] | 2021-09-22 | 1 | -1/+1 |
| | | |||||
* | | sv: support wand and wor of data types | Zachary Snow | 2021-09-21 | 4 | -10/+53 |
| | | | | | | | | | | | | This enables the usage of declarations of wand or wor with a base type of logic, integer, or a typename. Note that declarations of nets with 2-state base types is still permitted, in violation of the spec. | ||||
* | | verilog: fix multiple AST_PREFIX scope resolution issues | Zachary Snow | 2021-09-21 | 4 | -4/+110 |
|/ | | | | | | | | - Root AST_PREFIX nodes are now subject to genblk expansion to allow them to refer to a locally-visible generate block - Part selects on AST_PREFIX member leafs can now refer to generate block items (previously would not resolve and raise an error) - Add source location information to AST_PREFIX nodes | ||||
* | Bump version | github-actions[bot] | 2021-09-19 | 1 | -1/+1 |
| | |||||
* | Merge pull request #3010 from the6p4c/master | Miodrag Milanović | 2021-09-18 | 1 | -0/+2 |
|\ | | | | | Fix protobuf backend build dependencies - intermittent build issue due to missing rule | ||||
| * | Fix protobuf backend build dependencies | the6p4c | 2021-09-17 | 1 | -0/+2 |
|/ | | | | | | | backends/protobuf/protobuf.cc depends on the source and header files generated by protoc, but this dependency wasn't explicitly declared. Add a rule to the Makefile to fix intermittent build failures when the protobuf header/source file isn't built before protobuf.cc. | ||||
* | Bump version | github-actions[bot] | 2021-09-14 | 1 | -1/+1 |
| | |||||
* | verilog: Squash flex-triggered warning. | Marcelina Kościelnicka | 2021-09-13 | 1 | -0/+2 |
| | |||||
* | Updates for CHANGELOG (#2997) | Miodrag Milanović | 2021-09-13 | 1 | -48/+126 |
| | | | Added missing changes from git log and group items | ||||
* | Bump version | github-actions[bot] | 2021-09-11 | 1 | -1/+1 |
| | |||||
* | Merge pull request #3001 from YosysHQ/claire/sigcheck | Miodrag Milanović | 2021-09-10 | 2 | -6/+14 |
|\ | | | | | Add additional check to SigSpec | ||||
| * | Add additional check to SigSpec | Claire Xenia Wolf | 2021-09-10 | 2 | -6/+14 |
|/ | | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net> | ||||
* | yosys-smtbmc: Fix reused loop variable. | Marcelina Kościelnicka | 2021-09-10 | 1 | -4/+4 |
| | | | | Fixes #2999. | ||||
* | Bump version | github-actions[bot] | 2021-09-10 | 1 | -1/+1 |
| | |||||
* | abc9: make re-entrant (#2993) | Eddie Hung | 2021-09-09 | 3 | -9/+29 |
| | | | | | | | | | * Add testcase * Cleanup some state at end of abc9 * Re-assign abc9_box_id from scratch * Suppress delete unless prep_bypass did something | ||||
* | abc9: holes module to instantiate cells with NEW_ID (#2992) | Eddie Hung | 2021-09-09 | 2 | -1/+15 |
| | | | | | * Add testcase * holes module to instantiate cells with NEW_ID | ||||
* | abc9: replace cell type/parameters if derived type already processed (#2991) | Eddie Hung | 2021-09-09 | 3 | -7/+30 |
| | | | | | | | | | | | * Add close bracket * Add testcase * Replace cell type/param if in unmap_design * Improve abc9_box error message too * Update comment as per review | ||||
* | Bump version | github-actions[bot] | 2021-09-03 | 1 | -1/+1 |
| | |||||
* | update required verific version | Miodrag Milanovic | 2021-09-02 | 1 | -1/+1 |
| | |||||
* | Bump version | github-actions[bot] | 2021-09-01 | 1 | -1/+1 |
| | |||||
* | sv: support declaration in generate for initialization | Zachary Snow | 2021-08-31 | 9 | -1/+209 |
| | | | | | | | | This is accomplished by generating a unique name for the genvar, renaming references to the genvar only in the loop's initialization, guard, and incrementation, and finally adding a localparam inside the loop body with the original name so that the genvar can be shadowed as expected. | ||||
* | Bump version | github-actions[bot] | 2021-08-31 | 1 | -1/+1 |
| | |||||
* | sv: support declaration in procedural for initialization | Zachary Snow | 2021-08-30 | 5 | -1/+104 |
| | | | | | In line with other tools, this adds an extra wrapping block around such for loops to appropriately scope the variable. | ||||
* | Bump version | github-actions[bot] | 2021-08-30 | 1 | -1/+1 |
| | |||||
* | [ECP5] fix wrong link for syn_* attributes description (#2984) | kittennbfive | 2021-08-29 | 2 | -2/+2 |
| | |||||
* | Bump version | github-actions[bot] | 2021-08-23 | 1 | -1/+1 |
| | |||||
* | Add DLLDELD | ECP5-PCIe | 2021-08-22 | 1 | -0/+9 |
| | |||||
* | opt_merge: Remove and reinsert init when connecting nets. | Marcelina Kościelnicka | 2021-08-22 | 1 | -3/+4 |
| | | | | | | | | Mutating the SigMap by adding a new connection will throw off FfInitVals index. Work around this by removing the relevant init values from index whenever we connect nets, then re-add the new init value. Should fix #2920. | ||||
* | opt_clean: Make the init attribute follow the FF's Q. | Marcelina Kościelnicka | 2021-08-22 | 2 | -2/+26 |
| | | | | | | | | | | Previously, opt_clean would reconnect all ports (including FF Q ports) to a "canonical" SigBit chosen by complex rules, but would leave the init attribute on the old wire. This change applies the same canonicalization rules to the init attributes, ensuring that init moves to wherever the Q port moved. Part of another jab at #2920. | ||||
* | Bump version | github-actions[bot] | 2021-08-21 | 1 | -1/+1 |
| | |||||
* | Gowin: deal with active-low tristate (#2971) | Pepijn de Vos | 2021-08-20 | 5 | -7/+15 |
| | | | | | | | | | * deal with active-low tristate * remove empty port * update sim models * add expected lut1 to tests | ||||
* | Merge pull request #2973 from YosysHQ/micko/optional_extensions | Miodrag Milanović | 2021-08-20 | 2 | -2/+12 |
|\ | | | | | Make Verific extensions optional | ||||
| * | Make Verific extensions optional | Miodrag Milanovic | 2021-08-20 | 2 | -2/+12 |
|/ | |||||
* | Bump version | github-actions[bot] | 2021-08-18 | 1 | -1/+1 |
| |