| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Remove use of <fpu_control.h> in minisat | Clifford Wolf | 2017-03-27 | 4 | -18/+44 |
| | | |||||
| * | Add "write_smt2 -stdt" mode | Clifford Wolf | 2017-03-20 | 2 | -37/+84 |
| | | |||||
| * | Add generation of logic cells to EDIF back-end runtest.py | Clifford Wolf | 2017-03-19 | 1 | -2/+6 |
| | | |||||
| * | Fix EDIF: portRef member 0 is always the MSB bit | Clifford Wolf | 2017-03-19 | 2 | -13/+14 |
| | | |||||
| * | Add simple EDIF test case generator and checker | Clifford Wolf | 2017-03-18 | 1 | -0/+113 |
| | | |||||
| * | Fix verilog pre-processor for multi-level relative includes | Clifford Wolf | 2017-03-14 | 1 | -4/+26 |
| | | |||||
| * | Improve smt2 encodings of assert/assume/cover, better wire_smt2 help msg | Clifford Wolf | 2017-03-04 | 2 | -33/+87 |
| | | |||||
| * | Add write_aiger $anyseq support | Clifford Wolf | 2017-03-02 | 1 | -0/+7 |
| | | |||||
| * | Allow $anyconst, etc. in non-formal SV mode | Clifford Wolf | 2017-03-01 | 1 | -1/+1 |
| | | |||||
| * | Disable opt_merge for $anyseq and $anyconst | Clifford Wolf | 2017-02-28 | 1 | -0/+3 |
| | | |||||
| * | Use hex addresses in smtbmc vcd mem traces | Clifford Wolf | 2017-02-28 | 1 | -1/+1 |
| | | |||||
| * | Add "chformal -assert2assume" and friends | Clifford Wolf | 2017-02-28 | 1 | -0/+44 |
| | | |||||
| * | Add "chformal" pass | Clifford Wolf | 2017-02-27 | 2 | -0/+239 |
| | | |||||
| * | Add smtbmc support for memory vcd dumping | Clifford Wolf | 2017-02-26 | 1 | -0/+98 |
| | | |||||
| * | Fix extra newline bug in write_smt2 | Clifford Wolf | 2017-02-26 | 1 | -1/+1 |
| | | |||||
| * | Fix bug in smtio unroll code | Clifford Wolf | 2017-02-26 | 1 | -3/+2 |
| | | |||||
| * | Fix assert checking in "yosys-smtbmc -c --append" | Clifford Wolf | 2017-02-26 | 1 | -1/+1 |
| | | |||||
| * | Improve (and fix for stbv mode) SMT2 memory API | Clifford Wolf | 2017-02-26 | 3 | -47/+51 |
| | | |||||
| * | Add support for "yosys-smtbmc -c --append" | Clifford Wolf | 2017-02-25 | 1 | -1/+13 |
| | | |||||
| * | Update ABC to hg rev 3a95bfa55df7 | Clifford Wolf | 2017-02-25 | 1 | -1/+1 |
| | | |||||
| * | Merge branch 'klammerj-master' | Clifford Wolf | 2017-02-25 | 1 | -56/+106 |
| |\ | |||||
| | * | Improve "write_edif" help message | Clifford Wolf | 2017-02-25 | 1 | -7/+2 |
| | | | |||||
| | * | Move EdifNames out of double-private namespace | Clifford Wolf | 2017-02-25 | 1 | -48/+45 |
| | | | |||||
| | * | Clean up edif code, swap bit indexing of "upto" ports | Clifford Wolf | 2017-02-25 | 1 | -17/+35 |
| | | | |||||
| | * | Merge branch 'master' of https://github.com/klammerj/yosys into klammerj-master | Clifford Wolf | 2017-02-25 | 1 | -6/+46 |
| |/| | |||||
| | * | Did as you requested, /but/... | Johann Klammer | 2017-02-24 | 2 | -48/+32 |
| | | | | | | | | | Now the nets are wired in reverse again because the netlister still uses zero-based indices. | ||||
| | * | add options for edif flavors | Johann Klammer | 2017-02-23 | 2 | -7/+63 |
| | | | | | | | | | | | | | *to force renames on wide ports *to choose array delimiters *to choose up or downwards indices | ||||
| * | | Merge branch 'master' of github.com:cliffordwolf/yosys | Clifford Wolf | 2017-02-25 | 1 | -3/+4 |
| |\ \ | |||||
| | * \ | Merge pull request #322 from azonenberg/master | Clifford Wolf | 2017-02-24 | 1 | -3/+4 |
| | |\ \ | | | | | | | | | Add POUT to GP_COUNTx cells | ||||
| | | * \ | Merge https://github.com/cliffordwolf/yosys | Andrew Zonenberg | 2017-02-24 | 7 | -37/+113 |
| | | |\ \ | |||||
| | | * \ \ | Merge https://github.com/cliffordwolf/yosys | Andrew Zonenberg | 2017-02-16 | 2 | -3/+9 |
| | | |\ \ \ | |||||
| | | * \ \ \ | Merge https://github.com/cliffordwolf/yosys | Andrew Zonenberg | 2017-02-14 | 11 | -47/+240 |
| | | |\ \ \ \ | |||||
| | | * \ \ \ \ | Merge https://github.com/cliffordwolf/yosys | Andrew Zonenberg | 2017-02-11 | 10 | -58/+273 |
| | | |\ \ \ \ \ | |||||
| | | * \ \ \ \ \ | Merge https://github.com/cliffordwolf/yosys | Andrew Zonenberg | 2017-02-08 | 29 | -712/+1257 |
| | | |\ \ \ \ \ \ | |||||
| | | * \ \ \ \ \ \ | Merge https://github.com/cliffordwolf/yosys | Andrew Zonenberg | 2017-01-15 | 3 | -3/+7 |
| | | |\ \ \ \ \ \ \ | |||||
| | | * \ \ \ \ \ \ \ | Merge https://github.com/cliffordwolf/yosys | Andrew Zonenberg | 2017-01-05 | 5 | -42/+135 |
| | | |\ \ \ \ \ \ \ \ | |||||
| | | * \ \ \ \ \ \ \ \ | Merge https://github.com/cliffordwolf/yosys | Andrew Zonenberg | 2017-01-01 | 4 | -4/+65 |
| | | |\ \ \ \ \ \ \ \ \ | |||||
| | | * | | | | | | | | | | greenpak4: Added POUT to GP_COUNTx cells | Andrew Zonenberg | 2017-01-01 | 1 | -3/+4 |
| | | | | | | | | | | | | | |||||
| * | | | | | | | | | | | | Add $live and $fair support to AIGER back-end. | Clifford Wolf | 2017-02-25 | 1 | -8/+104 |
| | | | | | | | | | | | | | |||||
| * | | | | | | | | | | | | Add $live and $fair cell types, add support for s_eventually keyword | Clifford Wolf | 2017-02-25 | 14 | -10/+80 |
| |/ / / / / / / / / / / | |||||
| * | | | | | | | | / / | Add "write_smt2 -stbv" | Clifford Wolf | 2017-02-24 | 3 | -49/+179 |
| | |_|_|_|_|_|_|_|/ / |/| | | | | | | | | | |||||
| * | | | | | | | | | | Add SMT2 statebv mode (inactive for now) | Clifford Wolf | 2017-02-24 | 1 | -20/+47 |
| | | | | | | | | | | | |||||
| * | | | | | | | | | | Merge pull request #320 from joshhead/uninstall-binpath-fix | Clifford Wolf | 2017-02-24 | 1 | -1/+1 |
| |\ \ \ \ \ \ \ \ \ \ | |_|_|_|_|_|_|_|_|/ |/| | | | | | | | | | Add missing slashes in paths for make uninstall | ||||
| | * | | | | | | | | | Add missing slashes in paths for make uninstall | Josh Headapohl | 2017-02-23 | 1 | -1/+1 |
| |/ / / / / / / / / | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Running make uninstall used to fail to remove binaries: rm -vf /usr/local/binyosys /usr/local/binyosys-config #...etc Fix Makefile so that it runs a command like this: rm -vf /usr/local/bin/yosys /usr/local/bin/yosys-config #...etc | ||||
| * | | | | | | | | | Add support for SystemVerilog unique, unique0, and priority case | Clifford Wolf | 2017-02-23 | 2 | -4/+25 |
| | | | | | | | | | | |||||
| * | | | | | | | | | Preserve string parameters | Clifford Wolf | 2017-02-23 | 1 | -2/+8 |
| | | | | | | | | | | |||||
| * | | | | | | | | | Fix mingw compile issue (2nd attempt) | Clifford Wolf | 2017-02-23 | 1 | -2/+2 |
| | | | | | | | | | | |||||
| * | | | | | | | | | Fix mingw compile issue (maybe.. I can't test it) | Clifford Wolf | 2017-02-23 | 1 | -2/+2 |
| | | | | | | | | | | |||||
| * | | | | | | | | | Added SystemVerilog support for ++ and -- | Clifford Wolf | 2017-02-23 | 2 | -1/+12 |
| | | | | | | | | | | |||||
| * | | | | | | | | | Update ABC to hg rev 8da4dc435b9f | Clifford Wolf | 2017-02-22 | 1 | -1/+1 |
| | | | | | | | | | | |||||
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |