| Commit message (Collapse) | Author | Age | Files | Lines | ||
|---|---|---|---|---|---|---|
| ... | ||||||
| * | Added suuport for module attribute matching with A:<pattern>[=<pattern>] syntax | Clifford Wolf | 2014-02-02 | 1 | -5/+22 | |
| | | ||||||
| * | presentation progress | Clifford Wolf | 2014-02-02 | 2 | -10/+20 | |
| | | ||||||
| * | presentation progress | Clifford Wolf | 2014-02-02 | 1 | -10/+158 | |
| | | ||||||
| * | Added support for blanks after -I and -D in read_verilog | Clifford Wolf | 2014-02-02 | 1 | -7/+20 | |
| | | ||||||
| * | Fixed a bug in miter command | Clifford Wolf | 2014-02-01 | 1 | -2/+2 | |
| | | ||||||
| * | Added sat -show-inputs and -show-outputs | Clifford Wolf | 2014-02-01 | 1 | -1/+24 | |
| | | ||||||
| * | Added show -color support for cells and finished show -label implementation | Clifford Wolf | 2014-02-01 | 1 | -13/+36 | |
| | | ||||||
| * | Fixed comment/eol parsing in ilang frontend | Clifford Wolf | 2014-02-01 | 2 | -22/+25 | |
| | | ||||||
| * | Added constant size expression support of sized constants | Clifford Wolf | 2014-02-01 | 6 | -0/+48 | |
| | | ||||||
| * | Added note about SystemVerilog assert statement to README | Clifford Wolf | 2014-02-01 | 1 | -0/+5 | |
| | | ||||||
| * | Added miter command | Clifford Wolf | 2014-02-01 | 2 | -0/+307 | |
| | | ||||||
| * | Progress on presentation | Clifford Wolf | 2014-01-31 | 3 | -5/+194 | |
| | | ||||||
| * | More changes to techlibs/common/simlib.v for LEC | Clifford Wolf | 2014-01-31 | 1 | -6/+11 | |
| | | ||||||
| * | presentation progress | Clifford Wolf | 2014-01-30 | 2 | -7/+157 | |
| | | ||||||
| * | Bugfix in name resolution with generate blocks | Clifford Wolf | 2014-01-30 | 2 | -1/+25 | |
| | | ||||||
| * | Added yosys -H for command list | Clifford Wolf | 2014-01-30 | 1 | -1/+7 | |
| | | ||||||
| * | presentation progress | Clifford Wolf | 2014-01-29 | 2 | -4/+36 | |
| | | ||||||
| * | presentation progress | Clifford Wolf | 2014-01-29 | 10 | -2/+174 | |
| | | ||||||
| * | Tiny change in example script in README | Clifford Wolf | 2014-01-29 | 1 | -1/+1 | |
| | | ||||||
| * | Added -h command line option | Clifford Wolf | 2014-01-29 | 1 | -2/+8 | |
| | | ||||||
| * | Added test comments to techlibs/cmos/cmos_cells.lib | Clifford Wolf | 2014-01-29 | 1 | -0/+2 | |
| | | ||||||
| * | Updated ABC to hg rev e6b09e1 | Clifford Wolf | 2014-01-29 | 1 | -1/+1 | |
| | | ||||||
| * | Added read_verilog -icells option | Clifford Wolf | 2014-01-29 | 4 | -6/+20 | |
| | | ||||||
| * | Major rewrite of techlibs/common/simlib.v for LEC (cadance conformal) | Clifford Wolf | 2014-01-29 | 1 | -105/+305 | |
| | | ||||||
| * | presentation progress | Clifford Wolf | 2014-01-28 | 2 | -4/+237 | |
| | | ||||||
| * | Renamed manual/FILES_* directories | Clifford Wolf | 2014-01-28 | 29 | -9/+9 | |
| | | ||||||
| * | Progress on presentation | Clifford Wolf | 2014-01-28 | 2 | -8/+69 | |
| | | ||||||
| * | Progress on presentation | Clifford Wolf | 2014-01-27 | 2 | -5/+79 | |
| | | ||||||
| * | Added first presentation slides | Clifford Wolf | 2014-01-27 | 7 | -1/+105 | |
| | | ||||||
| * | Merge branch 'btor' of https://github.com/ahmedirfan1983/yosys | Clifford Wolf | 2014-01-26 | 1 | -1/+5 | |
| |\ | ||||||
| | * | root bug corrected | Ahmed Irfan | 2014-01-25 | 1 | -1/+5 | |
| | | | ||||||
| * | | Merge pull request #21 from hansiglaser/master | Clifford Wolf | 2014-01-25 | 2 | -17/+34 | |
| |\ \ | | | | | | | beautified write_intersynth, enabled multiple "-map" for the extract pass | |||||
| | * | | enabled multiple "-map" for the extract pass | Johann Glaser | 2014-01-25 | 1 | -17/+25 | |
| | | | | ||||||
| | * | | beautified write_intersynth | Johann Glaser | 2014-01-25 | 1 | -0/+9 | |
| |/ / | ||||||
| * | | Added support for // comments in liberty parser | Clifford Wolf | 2014-01-25 | 1 | -0/+5 | |
| | | | ||||||
| * | | Merge branch 'btor' | Clifford Wolf | 2014-01-24 | 5 | -0/+1026 | |
| |\| | ||||||
| | * | removed regex include | Ahmed Irfan | 2014-01-24 | 1 | -1/+0 | |
| | | | ||||||
| | * | merged clifford changes + removed regex | Ahmed Irfan | 2014-01-24 | 1 | -26/+52 | |
| | | | ||||||
| | * | Use techmap -share_map in btor scripts | Clifford Wolf | 2014-01-24 | 2 | -2/+2 | |
| | | | ||||||
| | * | Moved btor scripts to backends/btor/ | Clifford Wolf | 2014-01-24 | 2 | -0/+0 | |
| | | | ||||||
| | * | Restored Makefile | Clifford Wolf | 2014-01-24 | 1 | -3/+3 | |
| | | | ||||||
| | * | Restored IdString::check() | Clifford Wolf | 2014-01-24 | 1 | -1/+1 | |
| | | | ||||||
| | * | Merge branch 'btor' of https://github.com/ahmedirfan1983/yosys into btor | Clifford Wolf | 2014-01-24 | 7 | -4/+1005 | |
| |/| | ||||||
| | * | minor change in script | Ahmed Irfan | 2014-01-24 | 1 | -2/+11 | |
| | | | ||||||
| | * | Merge branch 'master' of https://github.com/cliffordwolf/yosys into btor | Ahmed Irfan | 2014-01-22 | 3 | -6/+13 | |
| | |\ | ||||||
| | * | | slice bug corrected | Ahmed Irfan | 2014-01-20 | 1 | -1/+1 | |
| | | | | ||||||
| | * | | assert feature | Ahmed Irfan | 2014-01-20 | 1 | -9/+40 | |
| | | | | ||||||
| | * | | Merge branch 'master' of https://github.com/cliffordwolf/yosys into btor | Ahmed Irfan | 2014-01-20 | 16 | -33/+349 | |
| | |\ \ | ||||||
| | * | | | script added | Ahmed Irfan | 2014-01-18 | 2 | -9/+28 | |
| | | | | | ||||||
| | * | | | Merge branch 'master' of https://github.com/ahmedirfan1983/yosys into btor | Ahmed Irfan | 2014-01-18 | 0 | -0/+0 | |
| | |\ \ \ | ||||||
 |
index : iCE40/yosys | |
| clone of https://github.com/YosysHQ/yosys |
| aboutsummaryrefslogtreecommitdiffstats |