aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
...
| * | | Merge branch 'master' into masterSergey2019-08-306-27/+51
| |\ \ \
| * | | | Add new tests.SergeyDegtyar2019-08-3010-0/+200
| | | | |
| * | | | Remove unnecessary common.v(assertions for testbenches).SergeyDegtyar2019-08-301-47/+0
| | | | |
| * | | | Remove simulation from run-test.sh (unnecessary paths)SergeyDegtyar2019-08-301-16/+9
| | | | |
| * | | | Remove simulation from run-test.shSergeyDegtyar2019-08-301-6/+0
| | | | |
| * | | | Merge pull request #2 from YosysHQ/masterSergey2019-08-2910-127/+341
| |\ \ \ \ | | | |/ / | | |/| | Pull from upstream
| * | | | Merge pull request #3 from YosysHQ/Sergey/tests_ice40Sergey2019-08-2974-820/+3636
| |\ \ \ \ | | | | | | | | | | | | Merge my changes to tests_ice40 branch
| | * | | | Comment out *.sh used for testbenches as we have no moreEddie Hung2019-08-281-8/+8
| | | | | |
| | * | | | Use equiv for memory and dpramEddie Hung2019-08-284-168/+2
| | | | | |
| | * | | | Use equiv_opt for latchesEddie Hung2019-08-282-58/+10
| | | | | |
| | * | | | Merge remote-tracking branch 'origin/clifford/async2synclatch' into ↵Eddie Hung2019-08-2867-586/+3616
| | |\ \ \ \ | | | | | | | | | | | | | | | | | | | | | Sergey/tests_ice40
| * | | | | | Add comments for examples from Lattice user guideSergeyDegtyar2019-08-293-0/+9
| |/ / / / /
| * | | | | Revert "Add tests for ecp5"SergeyDegtyar2019-08-2831-863/+0
| | | | | | | | | | | | | | | | | | | | | | | | This reverts commit 2270ead09fb4695442c66fe5c06445235f390f2b.
| * | | | | Add tests for ecp5SergeyDegtyar2019-08-2831-0/+863
| | | | | |
| * | | | | Revert "Add tests for ecp5 architecture."SergeyDegtyar2019-08-2731-865/+0
| | | | | | | | | | | | | | | | | | | | | | | | This reverts commit 134d3fea909bae02f4f814e3d649658502b44b73.
| * | | | | Add tests for ecp5 architecture.SergeyDegtyar2019-08-2731-0/+865
| | | | | |
| * | | | | Add tests for macc and rom;SergeyDegtyar2019-08-274-0/+55
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Test cases from https://www.latticesemi.com/-/media/LatticeSemi/Documents/UserManuals/EI/iCEcube201701UserGuide.ashx?document_id=52071; In both cases synthesized only LUTs and DFFs.
| * | | | | Fix pull requestSergeyDegtyar2019-08-232-7/+9
| | | | | |
| * | | | | Fix run-test.sh; Add new test for dpram.SergeyDegtyar2019-08-234-1/+120
| | | | | |
| * | | | | Fix path in run-test.shSergeyDegtyar2019-08-231-3/+3
| | | | | |
| * | | | | Merge pull request #1 from YosysHQ/Sergey/tests_ice40Sergey2019-08-2318-138/+91
| |\ \ \ \ \ | | | | | | | | | | | | | | tests_ice40 improvements
| | * | | | | Remove adffs_tb.vEddie Hung2019-08-221-75/+0
| | | | | | |
| | * | | | | WIP for equivalency checking memoriesEddie Hung2019-08-221-1/+13
| | | | | | |
| | * | | | | Do not print OKAYEddie Hung2019-08-222-4/+0
| | | | | | |
| | * | | | | SpellingEddie Hung2019-08-221-2/+2
| | | | | | |
| | * | | | | Fail if iverilog failsEddie Hung2019-08-221-2/+2
| | | | | | |
| | * | | | | Hide tri-state warning message for nowEddie Hung2019-08-222-1/+2
| | | | | | |
| | * | | | | Remove unused outputEddie Hung2019-08-221-1/+1
| | | | | | |
| | * | | | | Fix tribuf testEddie Hung2019-08-221-1/+1
| | | | | | |
| | * | | | | Fix commentsEddie Hung2019-08-228-10/+11
| | | | | | |
| | * | | | | Remove tech independent synthesisEddie Hung2019-08-229-16/+20
| | | | | | |
| | * | | | | Remove dffe instantationEddie Hung2019-08-221-7/+0
| | | | | | |
| | * | | | | Move $dffe to dffs.{v,ys}Eddie Hung2019-08-224-18/+41
| | | | | | |
| | * | | | | Make multiplier wider, do not do tech independent synthEddie Hung2019-08-222-8/+6
| |/ / / / /
| * | | | | Fix all comments from PRSergeyDegtyar2019-08-2120-160/+465
| | | | | |
| * | | | | Add temp directorySergeyDegtyar2019-08-211-0/+1
| | | | | |
| * | | | | Fix tests; Remove simulation;SergeyDegtyar2019-08-2026-519/+33
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | - Add -map and -assert options for equiv_opt; !!! '-assert' option was commented for the next tests (unproven $equiv cells was found): - dffs; - div_mod; - latches; - mul_pow; - Add design -load; - Remove simulations;
| * | | | | Add new tests for ice40 architectureSergeyDegtyar2019-08-2028-0/+901
| | | | | |
* | | | | | Merge pull request #1321 from YosysHQ/eddie/xilinx_srlEddie Hung2019-08-3013-224/+816
|\ \ \ \ \ \ | | | | | | | | | | | | | | xilinx_srl pass for shift register extraction
| * \ \ \ \ \ Merge remote-tracking branch 'origin/master' into eddie/xilinx_srlEddie Hung2019-08-3018-139/+264
| |\ \ \ \ \ \
| * | | | | | | CleanupEddie Hung2019-08-281-4/+0
| | | | | | | |
| * | | | | | | Account for D port being a constantEddie Hung2019-08-281-4/+4
| | | | | | | |
| * | | | | | | No need to replace Q of slice since $shiftx is autoremove-dEddie Hung2019-08-281-1/+0
| | | | | | | |
| * | | | | | | More cleanupEddie Hung2019-08-281-12/+14
| | | | | | | |
| * | | | | | | More cleanupEddie Hung2019-08-281-9/+6
| | | | | | | |
| * | | | | | | Do not use default_params dict, hardcode default values, cleanupEddie Hung2019-08-282-25/+21
| | | | | | | |
| * | | | | | | Add .gitignoreEddie Hung2019-08-281-0/+3
| | | | | | | |
| * | | | | | | Use test_pmgen for xilinx_srlEddie Hung2019-08-281-0/+57
| | | | | | | |
| * | | | | | | Always generate if no matchEddie Hung2019-08-281-1/+1
| | | | | | | |
| * | | | | | | Rename test_pmgen arg xilinx_srl.{fixed,variable}Eddie Hung2019-08-281-2/+2
| | | | | | | |
generated by cgit v1.2.3 (git 2.25.1) at 2025-01-18 19:19:26 +0000