aboutsummaryrefslogtreecommitdiffstats
path: root/tests/verilog/always_comb_latch_1.ys
diff options
context:
space:
mode:
Diffstat (limited to 'tests/verilog/always_comb_latch_1.ys')
-rw-r--r--tests/verilog/always_comb_latch_1.ys13
1 files changed, 13 insertions, 0 deletions
diff --git a/tests/verilog/always_comb_latch_1.ys b/tests/verilog/always_comb_latch_1.ys
new file mode 100644
index 000000000..c98c79fa2
--- /dev/null
+++ b/tests/verilog/always_comb_latch_1.ys
@@ -0,0 +1,13 @@
+read_verilog -sv <<EOF
+module top;
+logic x;
+always_comb begin
+ logic y;
+ if (x)
+ y = 1;
+ x = y;
+end
+endmodule
+EOF
+logger -expect error "^Latch inferred for signal `\\top\.\$unnamed_block\$1\.y' from always_comb process" 1
+proc