aboutsummaryrefslogtreecommitdiffstats
path: root/tests/ice40/mux.ys
diff options
context:
space:
mode:
Diffstat (limited to 'tests/ice40/mux.ys')
-rw-r--r--tests/ice40/mux.ys8
1 files changed, 0 insertions, 8 deletions
diff --git a/tests/ice40/mux.ys b/tests/ice40/mux.ys
deleted file mode 100644
index 182b49499..000000000
--- a/tests/ice40/mux.ys
+++ /dev/null
@@ -1,8 +0,0 @@
-read_verilog mux.v
-proc
-flatten
-equiv_opt -assert -map +/ice40/cells_sim.v synth_ice40 # equivalency check
-design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
-cd top # Constrain all select calls below inside the top module
-select -assert-count 19 t:SB_LUT4
-select -assert-none t:SB_LUT4 %% t:* %D